//===----------------------------------------------------------------------===// // // Part of libcu++, the C++ Standard Library for your entire system, // under the Apache License v2.0 with LLVM Exceptions. // See https://llvm.org/LICENSE.txt for license information. // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception // SPDX-FileCopyrightText: Copyright (c) 2025 NVIDIA CORPORATION & AFFILIATES. // //===----------------------------------------------------------------------===// // MIT License // // Modifications Copyright (C) 2025 Advanced Micro Devices, Inc. All rights reserved. // // Permission is hereby granted, free of charge, to any person obtaining a copy // of this software and associated documentation files (the "Software"), to deal // in the Software without restriction, including without limitation the rights // to use, copy, modify, merge, publish, distribute, sublicense, and/or sell // copies of the Software, and to permit persons to whom the Software is // furnished to do so, subject to the following conditions: // // The above copyright notice and this permission notice shall be included in all // copies or substantial portions of the Software. // // THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR // IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, // FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE // AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER // LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, // OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE // SOFTWARE. #ifndef _LIBCUDACXX___CMATH_ISINF_H #define _LIBCUDACXX___CMATH_ISINF_H #include #if defined(_CCCL_IMPLICIT_SYSTEM_HEADER_GCC) # pragma GCC system_header #elif defined(_CCCL_IMPLICIT_SYSTEM_HEADER_CLANG) # pragma clang system_header #elif defined(_CCCL_IMPLICIT_SYSTEM_HEADER_MSVC) # pragma system_header #endif // no system header #include #include #include #include #include #include #include // MSVC and clang cuda need the host side functions included #if _CCCL_COMPILER(MSVC) || _CCCL_CUDA_COMPILER(CLANG) # include #endif // _CCCL_COMPILER(MSVC) || _CCCL_CUDA_COMPILER(CLANG) _LIBCUDACXX_BEGIN_NAMESPACE_STD template _CCCL_NODISCARD _LIBCUDACXX_HIDE_FROM_ABI constexpr bool __isinf_impl(_Tp __x) noexcept { static_assert(_CCCL_TRAIT(is_floating_point, _Tp), "Only standard floating-point types are supported"); if (!_CUDA_VSTD::__cccl_default_is_constant_evaluated()) { return ::isinf(__x); } if (_CUDA_VSTD::isnan(__x)) { return false; } return __x > numeric_limits<_Tp>::max() || __x < numeric_limits<_Tp>::lowest(); } _CCCL_NODISCARD _LIBCUDACXX_HIDE_FROM_ABI constexpr bool isinf(float __x) noexcept { #if defined(_CCCL_BUILTIN_ISINF) && !_CCCL_CUDA_COMPILER(NVCC) && !_CCCL_CUDA_COMPILER(NVRTC) return _CCCL_BUILTIN_ISINF(__x); #elif defined(_CCCL_BUILTIN_ISINF) // Workaround for nvbug 5120680 if (!_CUDA_VSTD::__cccl_default_is_constant_evaluated()) { return _CCCL_BUILTIN_ISINF(__x); } return _CCCL_BUILTIN_ISINF(__x) && !_CCCL_BUILTIN_ISNAN(__x); #elif _LIBCUDACXX_HAS_CONSTEXPR_BIT_CAST() if (!_CUDA_VSTD::__cccl_default_is_constant_evaluated()) { return ::isinf(__x); } return (_CUDA_VSTD::__fp_get_storage(__x) & __fp_exp_mant_mask_v) == __fp_exp_mask_v; #else // ^^^ _LIBCUDACXX_HAS_CONSTEXPR_BIT_CAST() ^^^ / vvv !_LIBCUDACXX_HAS_CONSTEXPR_BIT_CAST() vvv return _CUDA_VSTD::__isinf_impl(__x); #endif // ^^^ !_CCCL_BUILTIN_ISINF ^^^ } _CCCL_NODISCARD _LIBCUDACXX_HIDE_FROM_ABI constexpr bool isinf(double __x) noexcept { #if defined(_CCCL_BUILTIN_ISINF) && !_CCCL_CUDA_COMPILER(NVCC) && !_CCCL_CUDA_COMPILER(NVRTC) return _CCCL_BUILTIN_ISINF(__x); #elif defined(_CCCL_BUILTIN_ISINF) // Workaround for nvbug 5120680 if (!_CUDA_VSTD::__cccl_default_is_constant_evaluated()) { return _CCCL_BUILTIN_ISINF(__x); } return _CCCL_BUILTIN_ISINF(__x) && !_CCCL_BUILTIN_ISNAN(__x); #elif _LIBCUDACXX_HAS_CONSTEXPR_BIT_CAST() if (!_CUDA_VSTD::__cccl_default_is_constant_evaluated()) { return ::isinf(__x); } return (_CUDA_VSTD::__fp_get_storage(__x) & __fp_exp_mant_mask_v) == __fp_exp_mask_v; #else // ^^^ _LIBCUDACXX_HAS_CONSTEXPR_BIT_CAST() ^^^ / vvv !_LIBCUDACXX_HAS_CONSTEXPR_BIT_CAST() vvv return _CUDA_VSTD::__isinf_impl(__x); #endif // ^^^ !_CCCL_BUILTIN_ISINF ^^^ } #if _CCCL_HAS_LONG_DOUBLE() _CCCL_NODISCARD _LIBCUDACXX_HIDE_FROM_ABI constexpr bool isinf(long double __x) noexcept { # if defined(_CCCL_BUILTIN_ISINF) return _CCCL_BUILTIN_ISINF(__x); # else // ^^^ _CCCL_BUILTIN_ISINF ^^^ / vvv !_CCCL_BUILTIN_ISINF vvv return _CUDA_VSTD::__isinf_impl(__x); # endif // defined(_CCCL_BUILTIN_ISINF) } #endif // _CCCL_HAS_LONG_DOUBLE() #if _CCCL_HAS_NVFP16() _CCCL_NODISCARD _LIBCUDACXX_HIDE_FROM_ABI constexpr bool isinf(__half __x) noexcept { # if _LIBCUDACXX_HAS_NVFP16() if (!_CUDA_VSTD::__cccl_default_is_constant_evaluated()) { # if _CCCL_STD_VER >= 2020 && _CCCL_CUDA_COMPILER(NVCC, <, 12, 3) // this is a workaround for nvbug 4362808 return !::__hisnan(__x) && ::__hisnan(__x - __x); # else // ^^^ C++20 and nvcc below 12.3 ^^^ / vvv C++17 or nvcc 12.3+ vvv return ::__hisinf(__x) != 0; # endif // ^^^ C++17 or nvcc 12.3+ ^^^ } # endif // _LIBCUDACXX_HAS_NVFP16() return (_CUDA_VSTD::__fp_get_storage(__x) & __fp_exp_mant_mask_v<__half>) == __fp_exp_mask_v<__half>; } #endif // _CCCL_HAS_NVFP16() #if _CCCL_HAS_NVBF16() _CCCL_NODISCARD _LIBCUDACXX_HIDE_FROM_ABI constexpr bool isinf(__hip_bfloat16 __x) noexcept { # if _LIBCUDACXX_HAS_NVBF16() if (!_CUDA_VSTD::__cccl_default_is_constant_evaluated()) { # if _CCCL_STD_VER >= 2020 && _CCCL_CUDA_COMPILER(NVCC, <, 12, 3) // this is a workaround for nvbug 4362808 return !::__hisnan(__x) && ::__hisnan(__x - __x); # else // ^^^ C++20 and nvcc below 12.3 ^^^ / vvv C++17 or nvcc 12.3+ vvv return ::__hisinf(__x) != 0; # endif // ^^^ C++17 or nvcc 12.3+ ^^^ } # endif // _LIBCUDACXX_HAS_NVBF16() return (_CUDA_VSTD::__fp_get_storage(__x) & __fp_exp_mant_mask_v<__hip_bfloat16>) == __fp_exp_mask_v<__hip_bfloat16>; } #endif // _CCCL_HAS_NVBF16() #if _CCCL_HAS_NVFP8_E4M3() _CCCL_NODISCARD _LIBCUDACXX_HIDE_FROM_ABI constexpr bool isinf(__nv_fp8_e4m3) noexcept { return false; } #endif // _CCCL_HAS_NVFP8_E4M3() #if _CCCL_HAS_NVFP8_E5M2() _CCCL_NODISCARD _LIBCUDACXX_HIDE_FROM_ABI constexpr bool isinf(__nv_fp8_e5m2 __x) noexcept { return (__x.__x & __fp_exp_mant_mask_v<__nv_fp8_e5m2>) == __fp_exp_mask_v<__nv_fp8_e5m2>; } #endif // _CCCL_HAS_NVFP8_E5M2() #if _CCCL_HAS_NVFP8_E8M0() _CCCL_NODISCARD _LIBCUDACXX_HIDE_FROM_ABI constexpr bool isinf(__nv_fp8_e8m0) noexcept { return false; } #endif // _CCCL_HAS_NVFP8_E8M0() #if _CCCL_HAS_NVFP6_E2M3() _CCCL_NODISCARD _LIBCUDACXX_HIDE_FROM_ABI constexpr bool isinf(__nv_fp6_e2m3) noexcept { return false; } #endif // _CCCL_HAS_NVFP6_E2M3() #if _CCCL_HAS_NVFP6_E3M2() _CCCL_NODISCARD _LIBCUDACXX_HIDE_FROM_ABI constexpr bool isinf(__nv_fp6_e3m2) noexcept { return false; } #endif // _CCCL_HAS_NVFP6_E3M2() #if _CCCL_HAS_NVFP4_E2M1() _CCCL_NODISCARD _LIBCUDACXX_HIDE_FROM_ABI constexpr bool isinf(__nv_fp4_e2m1) noexcept { return false; } #endif // _CCCL_HAS_NVFP4_E2M1() _CCCL_TEMPLATE(class _Tp) _CCCL_REQUIRES(_CCCL_TRAIT(is_integral, _Tp)) _CCCL_NODISCARD _LIBCUDACXX_HIDE_FROM_ABI constexpr bool isinf(_Tp) noexcept { return false; } _LIBCUDACXX_END_NAMESPACE_STD #endif // _LIBCUDACXX___CMATH_ISINF_H