derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
122 lines
4.1 KiB
TableGen
122 lines
4.1 KiB
TableGen
//===-- RISCVScheduleXSf.td - Scheduling Definitions XSf ---*- tablegen -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file describes the scheduling information for SiFive extensions.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
multiclass LMULSchedWritesVCIX<string id>{
|
|
defm "" : LMULSchedWrites<"WriteVC_" # id>;
|
|
defm "" : LMULSchedWrites<"WriteVC_V_" # id>;
|
|
}
|
|
|
|
defm "" : LMULSchedWritesVCIX<"I">;
|
|
defm "" : LMULSchedWritesVCIX<"X">;
|
|
defm "" : LMULSchedWritesVCIX<"IV">;
|
|
defm "" : LMULSchedWritesVCIX<"VV">;
|
|
defm "" : LMULSchedWritesVCIX<"XV">;
|
|
defm "" : LMULSchedWritesVCIX<"IVV">;
|
|
defm "" : LMULSchedWritesVCIX<"IVW">;
|
|
defm "" : LMULSchedWritesVCIX<"VVV">;
|
|
defm "" : LMULSchedWritesVCIX<"VVW">;
|
|
defm "" : LMULSchedWritesVCIX<"XVV">;
|
|
defm "" : LMULSchedWritesVCIX<"XVW">;
|
|
foreach f = ["FPR16", "FPR32", "FPR64"] in {
|
|
defm "" : LMULSchedWritesVCIX<f # "V">;
|
|
defm "" : LMULSchedWritesVCIX<f # "VV">;
|
|
defm "" : LMULSchedWritesVCIX<f # "VW">;
|
|
}
|
|
|
|
multiclass LMULWriteResVCIX<string id, list<ProcResourceKind> resources>{
|
|
defm : LMULWriteRes<"WriteVC_" # id, resources>;
|
|
defm : LMULWriteRes<"WriteVC_V_" # id, resources>;
|
|
}
|
|
|
|
multiclass UnsupportedSchedXsfvcp {
|
|
let Unsupported = true in {
|
|
defm : LMULWriteResVCIX<"I", []>;
|
|
defm : LMULWriteResVCIX<"X", []>;
|
|
defm : LMULWriteResVCIX<"IV", []>;
|
|
defm : LMULWriteResVCIX<"VV", []>;
|
|
defm : LMULWriteResVCIX<"XV", []>;
|
|
defm : LMULWriteResVCIX<"IVV", []>;
|
|
defm : LMULWriteResVCIX<"IVW", []>;
|
|
defm : LMULWriteResVCIX<"VVV", []>;
|
|
defm : LMULWriteResVCIX<"VVW", []>;
|
|
defm : LMULWriteResVCIX<"XVV", []>;
|
|
defm : LMULWriteResVCIX<"XVW", []>;
|
|
foreach f = ["FPR16", "FPR32", "FPR64"] in {
|
|
defm : LMULWriteResVCIX<f # "V", []>;
|
|
defm : LMULWriteResVCIX<f # "VV", []>;
|
|
defm : LMULWriteResVCIX<f # "VW", []>;
|
|
}
|
|
}
|
|
}
|
|
|
|
defm "" : LMULSchedWritesImpl<"WriteSF_VFNRClipV", !listremove(SchedMxListW, ["M4"])>;
|
|
defm "" : LMULSchedReadsImpl<"ReadSF_VFNRClipV", !listremove(SchedMxListW, ["M4"])>;
|
|
defm "" : LMULSchedReadsImpl<"ReadSF_VFNRClipF", !listremove(SchedMxListW, ["M4"])>;
|
|
|
|
multiclass UnsupportedSchedXSfvfnrclipxfqf {
|
|
let Unsupported = true in {
|
|
defm : LMULWriteRes<"WriteSF_VFNRClipV", []>;
|
|
defm : LMULReadAdvance<"ReadSF_VFNRClipV", 0>;
|
|
defm : LMULReadAdvance<"ReadSF_VFNRClipF", 0>;
|
|
} // Unsupported = true
|
|
}
|
|
|
|
defm "" : LMULSchedWritesImpl<"WriteSF_VQMACC_DOD", ["M1", "M2", "M4", "M8"]>;
|
|
defm "" : LMULSchedReadsImpl<"ReadSF_VQMACC_DOD", ["M1", "M2", "M4", "M8"]>;
|
|
|
|
multiclass UnsupportedSchedXSfvqmaccdod {
|
|
let Unsupported = true in {
|
|
defm : LMULWriteRes<"WriteSF_VQMACC_DOD", []>;
|
|
defm : LMULReadAdvance<"ReadSF_VQMACC_DOD", 0>;
|
|
} // Unsupported = true
|
|
}
|
|
|
|
defm "" : LMULSchedWritesImpl<"WriteSF_VQMACC_QOQ", ["MF2", "M1", "M2", "M4"]>;
|
|
defm "" : LMULSchedReadsImpl<"ReadSF_VQMACC_QOQ", ["MF2", "M1", "M2", "M4"]>;
|
|
|
|
multiclass UnsupportedSchedXSfvqmaccqoq {
|
|
let Unsupported = true in {
|
|
defm : LMULWriteRes<"WriteSF_VQMACC_QOQ", []>;
|
|
defm : LMULReadAdvance<"ReadSF_VQMACC_QOQ", 0>;
|
|
} // Unsupported = true
|
|
}
|
|
|
|
defm "" : LMULSchedWritesImpl<"WriteSF_VFWMACC_QQQ", SchedMxListFW>;
|
|
defm "" : LMULSchedReadsImpl<"ReadSF_VFWMACC_QQQ", SchedMxListFW>;
|
|
|
|
multiclass UnsupportedSchedXSfvfwmaccqqq {
|
|
let Unsupported = true in {
|
|
defm : LMULWriteRes<"WriteSF_VFWMACC_QQQ", []>;
|
|
defm : LMULReadAdvance<"ReadSF_VFWMACC_QQQ", 0>;
|
|
} // Unsupported = true
|
|
}
|
|
|
|
defm "" : LMULSEWSchedWritesF<"WriteSF_VFExp">;
|
|
defm "" : LMULSEWSchedReadsF<"ReadSF_VFExp">;
|
|
|
|
multiclass UnsupportedSchedXSfvfexp {
|
|
let Unsupported = true in {
|
|
defm : LMULSEWWriteResF<"WriteSF_VFExp", []>;
|
|
defm : LMULSEWReadAdvanceF<"ReadSF_VFExp", 0>;
|
|
} // Unsupported = true
|
|
}
|
|
|
|
defm "" : LMULSEWSchedWritesF<"WriteSF_VFExpa">;
|
|
defm "" : LMULSEWSchedReadsF<"ReadSF_VFExpa">;
|
|
|
|
multiclass UnsupportedSchedXSfvfexpa {
|
|
let Unsupported = true in {
|
|
defm : LMULSEWWriteResF<"WriteSF_VFExpa", []>;
|
|
defm : LMULSEWReadAdvanceF<"ReadSF_VFExpa", 0>;
|
|
} // Unsupported = true
|
|
}
|