derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
317 lines
10 KiB
YAML
317 lines
10 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -verify-machineinstrs -mtriple aarch64-unknown-unknown -run-pass=instruction-select %s -o - | FileCheck %s
|
|
---
|
|
name: v16s8_gpr
|
|
alignment: 4
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $q1, $w0
|
|
|
|
; CHECK-LABEL: name: v16s8_gpr
|
|
; CHECK: liveins: $q1, $w0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr32 = COPY $w0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr128 = COPY $q1
|
|
; CHECK-NEXT: [[INSvi8gpr:%[0-9]+]]:fpr128 = INSvi8gpr [[COPY1]], 1, [[COPY]]
|
|
; CHECK-NEXT: $q0 = COPY [[INSvi8gpr]]
|
|
; CHECK-NEXT: RET_ReallyLR implicit $q0
|
|
%0:gpr(s32) = COPY $w0
|
|
%trunc:gpr(s8) = G_TRUNC %0
|
|
%1:fpr(<16 x s8>) = COPY $q1
|
|
%3:gpr(s64) = G_CONSTANT i64 1
|
|
%4:gpr(s32) = G_ANYEXT %trunc
|
|
%2:fpr(<16 x s8>) = G_INSERT_VECTOR_ELT %1, %4:gpr(s32), %3:gpr(s64)
|
|
$q0 = COPY %2(<16 x s8>)
|
|
RET_ReallyLR implicit $q0
|
|
|
|
...
|
|
---
|
|
name: v8s8_gpr
|
|
alignment: 4
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $d0, $w0
|
|
|
|
; CHECK-LABEL: name: v8s8_gpr
|
|
; CHECK: liveins: $d0, $w0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr32 = COPY $w0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr64 = COPY $d0
|
|
; CHECK-NEXT: [[DEF:%[0-9]+]]:fpr128 = IMPLICIT_DEF
|
|
; CHECK-NEXT: [[INSERT_SUBREG:%[0-9]+]]:fpr128 = INSERT_SUBREG [[DEF]], [[COPY1]], %subreg.dsub
|
|
; CHECK-NEXT: [[INSvi8gpr:%[0-9]+]]:fpr128 = INSvi8gpr [[INSERT_SUBREG]], 1, [[COPY]]
|
|
; CHECK-NEXT: [[COPY2:%[0-9]+]]:fpr64 = COPY [[INSvi8gpr]].dsub
|
|
; CHECK-NEXT: $d0 = COPY [[COPY2]]
|
|
; CHECK-NEXT: RET_ReallyLR implicit $d0
|
|
%0:gpr(s32) = COPY $w0
|
|
%trunc:gpr(s8) = G_TRUNC %0
|
|
%1:fpr(<8 x s8>) = COPY $d0
|
|
%3:gpr(s64) = G_CONSTANT i64 1
|
|
%4:gpr(s32) = G_ANYEXT %trunc
|
|
%2:fpr(<8 x s8>) = G_INSERT_VECTOR_ELT %1, %4(s32), %3(s64)
|
|
$d0 = COPY %2(<8 x s8>)
|
|
RET_ReallyLR implicit $d0
|
|
|
|
...
|
|
---
|
|
name: v8s16_gpr
|
|
alignment: 4
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $q1, $w0
|
|
|
|
; CHECK-LABEL: name: v8s16_gpr
|
|
; CHECK: liveins: $q1, $w0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr32 = COPY $w0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr128 = COPY $q1
|
|
; CHECK-NEXT: [[INSvi16gpr:%[0-9]+]]:fpr128 = INSvi16gpr [[COPY1]], 1, [[COPY]]
|
|
; CHECK-NEXT: $q0 = COPY [[INSvi16gpr]]
|
|
; CHECK-NEXT: RET_ReallyLR implicit $q0
|
|
%0:gpr(s32) = COPY $w0
|
|
%trunc:gpr(s16) = G_TRUNC %0
|
|
%1:fpr(<8 x s16>) = COPY $q1
|
|
%3:gpr(s64) = G_CONSTANT i64 1
|
|
%4:gpr(s32) = G_ANYEXT %trunc
|
|
%2:fpr(<8 x s16>) = G_INSERT_VECTOR_ELT %1, %4:gpr(s32), %3:gpr(s64)
|
|
$q0 = COPY %2(<8 x s16>)
|
|
RET_ReallyLR implicit $q0
|
|
|
|
...
|
|
---
|
|
name: v8s16_fpr
|
|
alignment: 4
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $q1, $h0
|
|
|
|
; CHECK-LABEL: name: v8s16_fpr
|
|
; CHECK: liveins: $q1, $h0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr16 = COPY $h0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr128 = COPY $q1
|
|
; CHECK-NEXT: [[DEF:%[0-9]+]]:fpr128 = IMPLICIT_DEF
|
|
; CHECK-NEXT: [[INSERT_SUBREG:%[0-9]+]]:fpr128 = INSERT_SUBREG [[DEF]], [[COPY]], %subreg.hsub
|
|
; CHECK-NEXT: [[INSvi16lane:%[0-9]+]]:fpr128 = INSvi16lane [[COPY1]], 1, [[INSERT_SUBREG]], 0
|
|
; CHECK-NEXT: $q0 = COPY [[INSvi16lane]]
|
|
; CHECK-NEXT: RET_ReallyLR implicit $q0
|
|
%0:fpr(f16) = COPY $h0
|
|
%1:fpr(<8 x f16>) = COPY $q1
|
|
%3:gpr(i64) = G_CONSTANT i64 1
|
|
%2:fpr(<8 x f16>) = G_INSERT_VECTOR_ELT %1, %0(f16), %3(i64)
|
|
$q0 = COPY %2(<8 x f16>)
|
|
RET_ReallyLR implicit $q0
|
|
|
|
...
|
|
---
|
|
name: v4s32_fpr
|
|
alignment: 4
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $q1, $s0
|
|
|
|
; CHECK-LABEL: name: v4s32_fpr
|
|
; CHECK: liveins: $q1, $s0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr32 = COPY $s0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr128 = COPY $q1
|
|
; CHECK-NEXT: [[DEF:%[0-9]+]]:fpr128 = IMPLICIT_DEF
|
|
; CHECK-NEXT: [[INSERT_SUBREG:%[0-9]+]]:fpr128 = INSERT_SUBREG [[DEF]], [[COPY]], %subreg.ssub
|
|
; CHECK-NEXT: [[INSvi32lane:%[0-9]+]]:fpr128 = INSvi32lane [[COPY1]], 1, [[INSERT_SUBREG]], 0
|
|
; CHECK-NEXT: $q0 = COPY [[INSvi32lane]]
|
|
; CHECK-NEXT: RET_ReallyLR implicit $q0
|
|
%0:fpr(s32) = COPY $s0
|
|
%1:fpr(<4 x s32>) = COPY $q1
|
|
%3:gpr(s64) = G_CONSTANT i64 1
|
|
%2:fpr(<4 x s32>) = G_INSERT_VECTOR_ELT %1, %0(s32), %3(s64)
|
|
$q0 = COPY %2(<4 x s32>)
|
|
RET_ReallyLR implicit $q0
|
|
|
|
...
|
|
---
|
|
name: v4s32_gpr
|
|
alignment: 4
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $q0, $w0
|
|
|
|
; CHECK-LABEL: name: v4s32_gpr
|
|
; CHECK: liveins: $q0, $w0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr32 = COPY $w0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr128 = COPY $q0
|
|
; CHECK-NEXT: [[INSvi32gpr:%[0-9]+]]:fpr128 = INSvi32gpr [[COPY1]], 1, [[COPY]]
|
|
; CHECK-NEXT: $q0 = COPY [[INSvi32gpr]]
|
|
; CHECK-NEXT: RET_ReallyLR implicit $q0
|
|
%0:gpr(s32) = COPY $w0
|
|
%1:fpr(<4 x s32>) = COPY $q0
|
|
%3:gpr(s64) = G_CONSTANT i64 1
|
|
%2:fpr(<4 x s32>) = G_INSERT_VECTOR_ELT %1, %0(s32), %3(s64)
|
|
$q0 = COPY %2(<4 x s32>)
|
|
RET_ReallyLR implicit $q0
|
|
|
|
...
|
|
---
|
|
name: v4s16_gpr
|
|
alignment: 4
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $d0, $w0
|
|
|
|
; CHECK-LABEL: name: v4s16_gpr
|
|
; CHECK: liveins: $d0, $w0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr32 = COPY $w0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr64 = COPY $d0
|
|
; CHECK-NEXT: [[DEF:%[0-9]+]]:fpr128 = IMPLICIT_DEF
|
|
; CHECK-NEXT: [[INSERT_SUBREG:%[0-9]+]]:fpr128 = INSERT_SUBREG [[DEF]], [[COPY1]], %subreg.dsub
|
|
; CHECK-NEXT: [[INSvi16gpr:%[0-9]+]]:fpr128 = INSvi16gpr [[INSERT_SUBREG]], 1, [[COPY]]
|
|
; CHECK-NEXT: [[COPY2:%[0-9]+]]:fpr64 = COPY [[INSvi16gpr]].dsub
|
|
; CHECK-NEXT: $d0 = COPY [[COPY2]]
|
|
; CHECK-NEXT: RET_ReallyLR implicit $d0
|
|
%0:gpr(s32) = COPY $w0
|
|
%trunc:gpr(s16) = G_TRUNC %0
|
|
%1:fpr(<4 x s16>) = COPY $d0
|
|
%3:gpr(s64) = G_CONSTANT i64 1
|
|
%4:gpr(s32) = G_ANYEXT %trunc
|
|
%2:fpr(<4 x s16>) = G_INSERT_VECTOR_ELT %1, %4(s32), %3(s64)
|
|
$d0 = COPY %2(<4 x s16>)
|
|
RET_ReallyLR implicit $d0
|
|
|
|
...
|
|
---
|
|
name: v2s64_fpr
|
|
alignment: 4
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $d0, $q1
|
|
|
|
; CHECK-LABEL: name: v2s64_fpr
|
|
; CHECK: liveins: $d0, $q1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr64 = COPY $d0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr128 = COPY $q1
|
|
; CHECK-NEXT: [[DEF:%[0-9]+]]:fpr128 = IMPLICIT_DEF
|
|
; CHECK-NEXT: [[INSERT_SUBREG:%[0-9]+]]:fpr128 = INSERT_SUBREG [[DEF]], [[COPY]], %subreg.dsub
|
|
; CHECK-NEXT: [[INSvi64lane:%[0-9]+]]:fpr128 = INSvi64lane [[COPY1]], 1, [[INSERT_SUBREG]], 0
|
|
; CHECK-NEXT: $q0 = COPY [[INSvi64lane]]
|
|
; CHECK-NEXT: RET_ReallyLR implicit $q0
|
|
%0:fpr(s64) = COPY $d0
|
|
%1:fpr(<2 x s64>) = COPY $q1
|
|
%3:gpr(s64) = G_CONSTANT i64 1
|
|
%2:fpr(<2 x s64>) = G_INSERT_VECTOR_ELT %1, %0(s64), %3(s64)
|
|
$q0 = COPY %2(<2 x s64>)
|
|
RET_ReallyLR implicit $q0
|
|
|
|
...
|
|
---
|
|
name: v2s64_gpr
|
|
alignment: 4
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $q0, $x0
|
|
|
|
; CHECK-LABEL: name: v2s64_gpr
|
|
; CHECK: liveins: $q0, $x0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr64 = COPY $x0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr128 = COPY $q0
|
|
; CHECK-NEXT: [[INSvi64gpr:%[0-9]+]]:fpr128 = INSvi64gpr [[COPY1]], 0, [[COPY]]
|
|
; CHECK-NEXT: $q0 = COPY [[INSvi64gpr]]
|
|
; CHECK-NEXT: RET_ReallyLR implicit $q0
|
|
%0:gpr(s64) = COPY $x0
|
|
%1:fpr(<2 x s64>) = COPY $q0
|
|
%3:gpr(s64) = G_CONSTANT i64 0
|
|
%2:fpr(<2 x s64>) = G_INSERT_VECTOR_ELT %1, %0(s64), %3(s64)
|
|
$q0 = COPY %2(<2 x s64>)
|
|
RET_ReallyLR implicit $q0
|
|
|
|
...
|
|
---
|
|
name: v2s32_fpr
|
|
alignment: 4
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $d1, $s0
|
|
|
|
; CHECK-LABEL: name: v2s32_fpr
|
|
; CHECK: liveins: $d1, $s0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr32 = COPY $s0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr64 = COPY $d1
|
|
; CHECK-NEXT: [[DEF:%[0-9]+]]:fpr128 = IMPLICIT_DEF
|
|
; CHECK-NEXT: [[INSERT_SUBREG:%[0-9]+]]:fpr128 = INSERT_SUBREG [[DEF]], [[COPY]], %subreg.ssub
|
|
; CHECK-NEXT: [[DEF1:%[0-9]+]]:fpr128 = IMPLICIT_DEF
|
|
; CHECK-NEXT: [[INSERT_SUBREG1:%[0-9]+]]:fpr128 = INSERT_SUBREG [[DEF1]], [[COPY1]], %subreg.dsub
|
|
; CHECK-NEXT: [[INSvi32lane:%[0-9]+]]:fpr128 = INSvi32lane [[INSERT_SUBREG1]], 1, [[INSERT_SUBREG]], 0
|
|
; CHECK-NEXT: [[COPY2:%[0-9]+]]:fpr64 = COPY [[INSvi32lane]].dsub
|
|
; CHECK-NEXT: $d0 = COPY [[COPY2]]
|
|
; CHECK-NEXT: RET_ReallyLR implicit $d0
|
|
%0:fpr(s32) = COPY $s0
|
|
%1:fpr(<2 x s32>) = COPY $d1
|
|
%3:gpr(s64) = G_CONSTANT i64 1
|
|
%2:fpr(<2 x s32>) = G_INSERT_VECTOR_ELT %1, %0(s32), %3(s64)
|
|
$d0 = COPY %2(<2 x s32>)
|
|
RET_ReallyLR implicit $d0
|
|
|
|
...
|
|
---
|
|
name: v2s32_gpr
|
|
alignment: 4
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $d0, $w0
|
|
|
|
; CHECK-LABEL: name: v2s32_gpr
|
|
; CHECK: liveins: $d0, $w0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr32 = COPY $w0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr64 = COPY $d0
|
|
; CHECK-NEXT: [[DEF:%[0-9]+]]:fpr128 = IMPLICIT_DEF
|
|
; CHECK-NEXT: [[INSERT_SUBREG:%[0-9]+]]:fpr128 = INSERT_SUBREG [[DEF]], [[COPY1]], %subreg.dsub
|
|
; CHECK-NEXT: [[INSvi32gpr:%[0-9]+]]:fpr128 = INSvi32gpr [[INSERT_SUBREG]], 1, [[COPY]]
|
|
; CHECK-NEXT: [[COPY2:%[0-9]+]]:fpr64 = COPY [[INSvi32gpr]].dsub
|
|
; CHECK-NEXT: $d0 = COPY [[COPY2]]
|
|
; CHECK-NEXT: RET_ReallyLR implicit $d0
|
|
%0:gpr(s32) = COPY $w0
|
|
%1:fpr(<2 x s32>) = COPY $d0
|
|
%3:gpr(s64) = G_CONSTANT i64 1
|
|
%2:fpr(<2 x s32>) = G_INSERT_VECTOR_ELT %1, %0(s32), %3(s64)
|
|
$d0 = COPY %2(<2 x s32>)
|
|
RET_ReallyLR implicit $d0
|
|
|
|
...
|