derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
540 lines
21 KiB
LLVM
540 lines
21 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=arm64-eabi -aarch64-neon-syntax=apple | FileCheck %s --check-prefixes=CHECK,CHECK-SD
|
|
; RUN: llc < %s -mtriple=arm64-eabi -aarch64-neon-syntax=apple -global-isel -global-isel-abort=2 2>&1 | FileCheck %s --check-prefixes=CHECK,CHECK-GI
|
|
|
|
define <8 x i8> @vzipi8(ptr %A, ptr %B) nounwind {
|
|
; CHECK-LABEL: vzipi8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ldr d0, [x0]
|
|
; CHECK-NEXT: ldr d1, [x1]
|
|
; CHECK-NEXT: zip1.8b v2, v0, v1
|
|
; CHECK-NEXT: zip2.8b v0, v0, v1
|
|
; CHECK-NEXT: add.8b v0, v2, v0
|
|
; CHECK-NEXT: ret
|
|
%tmp1 = load <8 x i8>, ptr %A
|
|
%tmp2 = load <8 x i8>, ptr %B
|
|
%tmp3 = shufflevector <8 x i8> %tmp1, <8 x i8> %tmp2, <8 x i32> <i32 0, i32 8, i32 1, i32 9, i32 2, i32 10, i32 3, i32 11>
|
|
%tmp4 = shufflevector <8 x i8> %tmp1, <8 x i8> %tmp2, <8 x i32> <i32 4, i32 12, i32 5, i32 13, i32 6, i32 14, i32 7, i32 15>
|
|
%tmp5 = add <8 x i8> %tmp3, %tmp4
|
|
ret <8 x i8> %tmp5
|
|
}
|
|
|
|
define <4 x i16> @vzipi16(ptr %A, ptr %B) nounwind {
|
|
; CHECK-LABEL: vzipi16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ldr d0, [x0]
|
|
; CHECK-NEXT: ldr d1, [x1]
|
|
; CHECK-NEXT: zip1.4h v2, v0, v1
|
|
; CHECK-NEXT: zip2.4h v0, v0, v1
|
|
; CHECK-NEXT: add.4h v0, v2, v0
|
|
; CHECK-NEXT: ret
|
|
%tmp1 = load <4 x i16>, ptr %A
|
|
%tmp2 = load <4 x i16>, ptr %B
|
|
%tmp3 = shufflevector <4 x i16> %tmp1, <4 x i16> %tmp2, <4 x i32> <i32 0, i32 4, i32 1, i32 5>
|
|
%tmp4 = shufflevector <4 x i16> %tmp1, <4 x i16> %tmp2, <4 x i32> <i32 2, i32 6, i32 3, i32 7>
|
|
%tmp5 = add <4 x i16> %tmp3, %tmp4
|
|
ret <4 x i16> %tmp5
|
|
}
|
|
|
|
define <16 x i8> @vzipQi8(ptr %A, ptr %B) nounwind {
|
|
; CHECK-LABEL: vzipQi8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ldr q0, [x0]
|
|
; CHECK-NEXT: ldr q1, [x1]
|
|
; CHECK-NEXT: zip1.16b v2, v0, v1
|
|
; CHECK-NEXT: zip2.16b v0, v0, v1
|
|
; CHECK-NEXT: add.16b v0, v2, v0
|
|
; CHECK-NEXT: ret
|
|
%tmp1 = load <16 x i8>, ptr %A
|
|
%tmp2 = load <16 x i8>, ptr %B
|
|
%tmp3 = shufflevector <16 x i8> %tmp1, <16 x i8> %tmp2, <16 x i32> <i32 0, i32 16, i32 1, i32 17, i32 2, i32 18, i32 3, i32 19, i32 4, i32 20, i32 5, i32 21, i32 6, i32 22, i32 7, i32 23>
|
|
%tmp4 = shufflevector <16 x i8> %tmp1, <16 x i8> %tmp2, <16 x i32> <i32 8, i32 24, i32 9, i32 25, i32 10, i32 26, i32 11, i32 27, i32 12, i32 28, i32 13, i32 29, i32 14, i32 30, i32 15, i32 31>
|
|
%tmp5 = add <16 x i8> %tmp3, %tmp4
|
|
ret <16 x i8> %tmp5
|
|
}
|
|
|
|
define <8 x i16> @vzipQi16(ptr %A, ptr %B) nounwind {
|
|
; CHECK-LABEL: vzipQi16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ldr q0, [x0]
|
|
; CHECK-NEXT: ldr q1, [x1]
|
|
; CHECK-NEXT: zip1.8h v2, v0, v1
|
|
; CHECK-NEXT: zip2.8h v0, v0, v1
|
|
; CHECK-NEXT: add.8h v0, v2, v0
|
|
; CHECK-NEXT: ret
|
|
%tmp1 = load <8 x i16>, ptr %A
|
|
%tmp2 = load <8 x i16>, ptr %B
|
|
%tmp3 = shufflevector <8 x i16> %tmp1, <8 x i16> %tmp2, <8 x i32> <i32 0, i32 8, i32 1, i32 9, i32 2, i32 10, i32 3, i32 11>
|
|
%tmp4 = shufflevector <8 x i16> %tmp1, <8 x i16> %tmp2, <8 x i32> <i32 4, i32 12, i32 5, i32 13, i32 6, i32 14, i32 7, i32 15>
|
|
%tmp5 = add <8 x i16> %tmp3, %tmp4
|
|
ret <8 x i16> %tmp5
|
|
}
|
|
|
|
define <4 x i32> @vzipQi32(ptr %A, ptr %B) nounwind {
|
|
; CHECK-LABEL: vzipQi32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ldr q0, [x0]
|
|
; CHECK-NEXT: ldr q1, [x1]
|
|
; CHECK-NEXT: zip1.4s v2, v0, v1
|
|
; CHECK-NEXT: zip2.4s v0, v0, v1
|
|
; CHECK-NEXT: add.4s v0, v2, v0
|
|
; CHECK-NEXT: ret
|
|
%tmp1 = load <4 x i32>, ptr %A
|
|
%tmp2 = load <4 x i32>, ptr %B
|
|
%tmp3 = shufflevector <4 x i32> %tmp1, <4 x i32> %tmp2, <4 x i32> <i32 0, i32 4, i32 1, i32 5>
|
|
%tmp4 = shufflevector <4 x i32> %tmp1, <4 x i32> %tmp2, <4 x i32> <i32 2, i32 6, i32 3, i32 7>
|
|
%tmp5 = add <4 x i32> %tmp3, %tmp4
|
|
ret <4 x i32> %tmp5
|
|
}
|
|
|
|
define <4 x float> @vzipQf(ptr %A, ptr %B) nounwind {
|
|
; CHECK-LABEL: vzipQf:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ldr q0, [x0]
|
|
; CHECK-NEXT: ldr q1, [x1]
|
|
; CHECK-NEXT: zip1.4s v2, v0, v1
|
|
; CHECK-NEXT: zip2.4s v0, v0, v1
|
|
; CHECK-NEXT: fadd.4s v0, v2, v0
|
|
; CHECK-NEXT: ret
|
|
%tmp1 = load <4 x float>, ptr %A
|
|
%tmp2 = load <4 x float>, ptr %B
|
|
%tmp3 = shufflevector <4 x float> %tmp1, <4 x float> %tmp2, <4 x i32> <i32 0, i32 4, i32 1, i32 5>
|
|
%tmp4 = shufflevector <4 x float> %tmp1, <4 x float> %tmp2, <4 x i32> <i32 2, i32 6, i32 3, i32 7>
|
|
%tmp5 = fadd <4 x float> %tmp3, %tmp4
|
|
ret <4 x float> %tmp5
|
|
}
|
|
|
|
; Undef shuffle indices should not prevent matching to VZIP:
|
|
|
|
define <8 x i8> @vzipi8_undef(ptr %A, ptr %B) nounwind {
|
|
; CHECK-LABEL: vzipi8_undef:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ldr d0, [x0]
|
|
; CHECK-NEXT: ldr d1, [x1]
|
|
; CHECK-NEXT: zip1.8b v2, v0, v1
|
|
; CHECK-NEXT: zip2.8b v0, v0, v1
|
|
; CHECK-NEXT: add.8b v0, v2, v0
|
|
; CHECK-NEXT: ret
|
|
%tmp1 = load <8 x i8>, ptr %A
|
|
%tmp2 = load <8 x i8>, ptr %B
|
|
%tmp3 = shufflevector <8 x i8> %tmp1, <8 x i8> %tmp2, <8 x i32> <i32 0, i32 undef, i32 1, i32 9, i32 undef, i32 10, i32 3, i32 11>
|
|
%tmp4 = shufflevector <8 x i8> %tmp1, <8 x i8> %tmp2, <8 x i32> <i32 4, i32 12, i32 5, i32 13, i32 6, i32 undef, i32 undef, i32 15>
|
|
%tmp5 = add <8 x i8> %tmp3, %tmp4
|
|
ret <8 x i8> %tmp5
|
|
}
|
|
|
|
define <16 x i8> @vzipQi8_undef(ptr %A, ptr %B) nounwind {
|
|
; CHECK-LABEL: vzipQi8_undef:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ldr q0, [x0]
|
|
; CHECK-NEXT: ldr q1, [x1]
|
|
; CHECK-NEXT: zip1.16b v2, v0, v1
|
|
; CHECK-NEXT: zip2.16b v0, v0, v1
|
|
; CHECK-NEXT: add.16b v0, v2, v0
|
|
; CHECK-NEXT: ret
|
|
%tmp1 = load <16 x i8>, ptr %A
|
|
%tmp2 = load <16 x i8>, ptr %B
|
|
%tmp3 = shufflevector <16 x i8> %tmp1, <16 x i8> %tmp2, <16 x i32> <i32 0, i32 16, i32 1, i32 undef, i32 undef, i32 undef, i32 3, i32 19, i32 4, i32 20, i32 5, i32 21, i32 6, i32 22, i32 7, i32 23>
|
|
%tmp4 = shufflevector <16 x i8> %tmp1, <16 x i8> %tmp2, <16 x i32> <i32 8, i32 24, i32 9, i32 undef, i32 10, i32 26, i32 11, i32 27, i32 12, i32 28, i32 13, i32 undef, i32 14, i32 30, i32 undef, i32 31>
|
|
%tmp5 = add <16 x i8> %tmp3, %tmp4
|
|
ret <16 x i8> %tmp5
|
|
}
|
|
|
|
define <8 x i16> @vzip1_undef_01(<8 x i16> %A, <8 x i16> %B) nounwind {
|
|
; CHECK-LABEL: vzip1_undef_01:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: zip1.8h v0, v0, v1
|
|
; CHECK-NEXT: ret
|
|
%s = shufflevector <8 x i16> %A, <8 x i16> %B, <8 x i32> <i32 undef, i32 undef, i32 1, i32 9, i32 2, i32 10, i32 3, i32 11>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <8 x i16> @vzip1_undef_0(<8 x i16> %A, <8 x i16> %B) nounwind {
|
|
; CHECK-LABEL: vzip1_undef_0:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: zip1.8h v0, v0, v1
|
|
; CHECK-NEXT: ret
|
|
%s = shufflevector <8 x i16> %A, <8 x i16> %B, <8 x i32> <i32 undef, i32 8, i32 1, i32 9, i32 2, i32 10, i32 3, i32 11>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <8 x i16> @vzip1_undef_1(<8 x i16> %A, <8 x i16> %B) nounwind {
|
|
; CHECK-LABEL: vzip1_undef_1:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: zip1.8h v0, v0, v1
|
|
; CHECK-NEXT: ret
|
|
%s = shufflevector <8 x i16> %A, <8 x i16> %B, <8 x i32> <i32 0, i32 undef, i32 1, i32 9, i32 2, i32 10, i32 3, i32 11>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <8 x i16> @vzip1_undef_012(<8 x i16> %A, <8 x i16> %B) nounwind {
|
|
; CHECK-LABEL: vzip1_undef_012:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: zip1.8h v0, v0, v1
|
|
; CHECK-NEXT: ret
|
|
%s = shufflevector <8 x i16> %A, <8 x i16> %B, <8 x i32> <i32 undef, i32 undef, i32 undef, i32 9, i32 2, i32 10, i32 3, i32 11>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <8 x i16> @vzip2_undef_01(<8 x i16> %A, <8 x i16> %B) nounwind {
|
|
; CHECK-LABEL: vzip2_undef_01:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: zip2.8h v0, v0, v1
|
|
; CHECK-NEXT: ret
|
|
%s = shufflevector <8 x i16> %A, <8 x i16> %B, <8 x i32> <i32 undef, i32 undef, i32 5, i32 13, i32 6, i32 14, i32 7, i32 15>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <8 x i16> @vzip2_undef_0(<8 x i16> %A, <8 x i16> %B) nounwind {
|
|
; CHECK-LABEL: vzip2_undef_0:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: zip2.8h v0, v0, v1
|
|
; CHECK-NEXT: ret
|
|
%s = shufflevector <8 x i16> %A, <8 x i16> %B, <8 x i32> <i32 undef, i32 12, i32 5, i32 13, i32 6, i32 14, i32 7, i32 15>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <8 x i16> @vzip2_undef_1(<8 x i16> %A, <8 x i16> %B) nounwind {
|
|
; CHECK-LABEL: vzip2_undef_1:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: zip2.8h v0, v0, v1
|
|
; CHECK-NEXT: ret
|
|
%s = shufflevector <8 x i16> %A, <8 x i16> %B, <8 x i32> <i32 4, i32 undef, i32 5, i32 13, i32 6, i32 14, i32 7, i32 15>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <8 x i16> @vzip2_undef_012(<8 x i16> %A, <8 x i16> %B) nounwind {
|
|
; CHECK-LABEL: vzip2_undef_012:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: zip2.8h v0, v0, v1
|
|
; CHECK-NEXT: ret
|
|
%s = shufflevector <8 x i16> %A, <8 x i16> %B, <8 x i32> <i32 undef, i32 undef, i32 undef, i32 13, i32 6, i32 14, i32 7, i32 15>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <16 x i8> @combine_v16i8(<8 x i8> %0, <8 x i8> %1) {
|
|
; CHECK-LABEL: combine_v16i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $q0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $q1
|
|
; CHECK-NEXT: zip1.16b v0, v0, v1
|
|
; CHECK-NEXT: ret
|
|
%3 = shufflevector <8 x i8> %0, <8 x i8> %1, <16 x i32> <i32 0, i32 8, i32 1, i32 9, i32 2, i32 10, i32 3, i32 11, i32 4, i32 12, i32 5, i32 13, i32 6, i32 14, i32 7, i32 15>
|
|
ret <16 x i8> %3
|
|
}
|
|
|
|
define <16 x i8> @combine2_v16i8(<8 x i8> %0, <8 x i8> %1) {
|
|
; CHECK-SD-LABEL: combine2_v16i8:
|
|
; CHECK-SD: // %bb.0:
|
|
; CHECK-SD-NEXT: // kill: def $d0 killed $d0 def $q0
|
|
; CHECK-SD-NEXT: // kill: def $d1 killed $d1 def $q1
|
|
; CHECK-SD-NEXT: zip1.16b v0, v0, v1
|
|
; CHECK-SD-NEXT: ret
|
|
;
|
|
; CHECK-GI-LABEL: combine2_v16i8:
|
|
; CHECK-GI: // %bb.0:
|
|
; CHECK-GI-NEXT: zip1.8b v2, v0, v1
|
|
; CHECK-GI-NEXT: zip2.8b v0, v0, v1
|
|
; CHECK-GI-NEXT: mov.d v2[1], v0[0]
|
|
; CHECK-GI-NEXT: mov.16b v0, v2
|
|
; CHECK-GI-NEXT: ret
|
|
%3 = shufflevector <8 x i8> %0, <8 x i8> %1, <8 x i32> <i32 0, i32 8, i32 1, i32 9, i32 2, i32 10, i32 3, i32 11>
|
|
%4 = shufflevector <8 x i8> %0, <8 x i8> %1, <8 x i32> <i32 4, i32 12, i32 5, i32 13, i32 6, i32 14, i32 7, i32 15>
|
|
%5 = shufflevector <8 x i8> %3, <8 x i8> %4, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
|
|
ret <16 x i8> %5
|
|
}
|
|
|
|
define <8 x i16> @combine_v8i16(<4 x i16> %0, <4 x i16> %1) {
|
|
; CHECK-LABEL: combine_v8i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $q0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $q1
|
|
; CHECK-NEXT: zip1.8h v0, v0, v1
|
|
; CHECK-NEXT: ret
|
|
%3 = shufflevector <4 x i16> %0, <4 x i16> %1, <8 x i32> <i32 0, i32 4, i32 1, i32 5, i32 2, i32 6, i32 3, i32 7>
|
|
ret <8 x i16> %3
|
|
}
|
|
|
|
define <8 x i16> @combine2_v8i16(<4 x i16> %0, <4 x i16> %1) {
|
|
; CHECK-SD-LABEL: combine2_v8i16:
|
|
; CHECK-SD: // %bb.0:
|
|
; CHECK-SD-NEXT: // kill: def $d0 killed $d0 def $q0
|
|
; CHECK-SD-NEXT: // kill: def $d1 killed $d1 def $q1
|
|
; CHECK-SD-NEXT: zip1.8h v0, v0, v1
|
|
; CHECK-SD-NEXT: ret
|
|
;
|
|
; CHECK-GI-LABEL: combine2_v8i16:
|
|
; CHECK-GI: // %bb.0:
|
|
; CHECK-GI-NEXT: zip1.4h v2, v0, v1
|
|
; CHECK-GI-NEXT: zip2.4h v0, v0, v1
|
|
; CHECK-GI-NEXT: mov.d v2[1], v0[0]
|
|
; CHECK-GI-NEXT: mov.16b v0, v2
|
|
; CHECK-GI-NEXT: ret
|
|
%3 = shufflevector <4 x i16> %0, <4 x i16> %1, <4 x i32> <i32 0, i32 4, i32 1, i32 5>
|
|
%4 = shufflevector <4 x i16> %0, <4 x i16> %1, <4 x i32> <i32 2, i32 6, i32 3, i32 7>
|
|
%5 = shufflevector <4 x i16> %3, <4 x i16> %4, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
|
|
ret <8 x i16> %5
|
|
}
|
|
|
|
define <4 x i32> @combine_v4i32(<2 x i32> %0, <2 x i32> %1) {
|
|
; CHECK-LABEL: combine_v4i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $q0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $q1
|
|
; CHECK-NEXT: zip1.4s v0, v0, v1
|
|
; CHECK-NEXT: ret
|
|
%3 = shufflevector <2 x i32> %0, <2 x i32> %1, <4 x i32> <i32 0, i32 2, i32 1, i32 3>
|
|
ret <4 x i32> %3
|
|
}
|
|
|
|
define <4 x i32> @combine2_v4i32(<2 x i32> %0, <2 x i32> %1) {
|
|
; CHECK-SD-LABEL: combine2_v4i32:
|
|
; CHECK-SD: // %bb.0:
|
|
; CHECK-SD-NEXT: // kill: def $d0 killed $d0 def $q0
|
|
; CHECK-SD-NEXT: // kill: def $d1 killed $d1 def $q1
|
|
; CHECK-SD-NEXT: zip1.4s v0, v0, v1
|
|
; CHECK-SD-NEXT: ret
|
|
;
|
|
; CHECK-GI-LABEL: combine2_v4i32:
|
|
; CHECK-GI: // %bb.0:
|
|
; CHECK-GI-NEXT: zip1.2s v2, v0, v1
|
|
; CHECK-GI-NEXT: zip2.2s v0, v0, v1
|
|
; CHECK-GI-NEXT: mov.d v2[1], v0[0]
|
|
; CHECK-GI-NEXT: mov.16b v0, v2
|
|
; CHECK-GI-NEXT: ret
|
|
%3 = shufflevector <2 x i32> %0, <2 x i32> %1, <2 x i32> <i32 0, i32 2>
|
|
%4 = shufflevector <2 x i32> %0, <2 x i32> %1, <2 x i32> <i32 1, i32 3>
|
|
%5 = shufflevector <2 x i32> %3, <2 x i32> %4, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
|
|
ret <4 x i32> %5
|
|
}
|
|
|
|
define <16 x i8> @combine_v16i8_undef(<8 x i8> %0, <8 x i8> %1) {
|
|
; CHECK-LABEL: combine_v16i8_undef:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $q0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $q1
|
|
; CHECK-NEXT: zip1.16b v0, v0, v1
|
|
; CHECK-NEXT: ret
|
|
%3 = shufflevector <8 x i8> %0, <8 x i8> %1, <16 x i32> <i32 0, i32 undef, i32 1, i32 9, i32 2, i32 10, i32 3, i32 11, i32 4, i32 12, i32 5, i32 13, i32 6, i32 14, i32 7, i32 15>
|
|
ret <16 x i8> %3
|
|
}
|
|
|
|
define <16 x i8> @combine2_v16i8_undef(<8 x i8> %0, <8 x i8> %1) {
|
|
; CHECK-SD-LABEL: combine2_v16i8_undef:
|
|
; CHECK-SD: // %bb.0:
|
|
; CHECK-SD-NEXT: // kill: def $d0 killed $d0 def $q0
|
|
; CHECK-SD-NEXT: // kill: def $d1 killed $d1 def $q1
|
|
; CHECK-SD-NEXT: zip1.16b v0, v0, v1
|
|
; CHECK-SD-NEXT: ret
|
|
;
|
|
; CHECK-GI-LABEL: combine2_v16i8_undef:
|
|
; CHECK-GI: // %bb.0:
|
|
; CHECK-GI-NEXT: zip1.8b v2, v0, v1
|
|
; CHECK-GI-NEXT: zip2.8b v0, v0, v1
|
|
; CHECK-GI-NEXT: mov.d v2[1], v0[0]
|
|
; CHECK-GI-NEXT: mov.16b v0, v2
|
|
; CHECK-GI-NEXT: ret
|
|
%3 = shufflevector <8 x i8> %0, <8 x i8> %1, <8 x i32> <i32 0, i32 undef, i32 1, i32 9, i32 2, i32 10, i32 3, i32 11>
|
|
%4 = shufflevector <8 x i8> %0, <8 x i8> %1, <8 x i32> <i32 4, i32 12, i32 5, i32 13, i32 6, i32 14, i32 7, i32 15>
|
|
%5 = shufflevector <8 x i8> %3, <8 x i8> %4, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
|
|
ret <16 x i8> %5
|
|
}
|
|
|
|
define <8 x i16> @combine_v8i16_undef(<4 x i16> %0, <4 x i16> %1) {
|
|
; CHECK-LABEL: combine_v8i16_undef:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $q0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $q1
|
|
; CHECK-NEXT: zip1.8h v0, v0, v1
|
|
; CHECK-NEXT: ret
|
|
%3 = shufflevector <4 x i16> %0, <4 x i16> %1, <8 x i32> <i32 0, i32 undef, i32 1, i32 5, i32 2, i32 6, i32 3, i32 7>
|
|
ret <8 x i16> %3
|
|
}
|
|
|
|
define <16 x i8> @combine_v8i16_8first(<8 x i8> %0, <8 x i8> %1) {
|
|
; CHECK-LABEL: combine_v8i16_8first:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $q0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $q1
|
|
; CHECK-NEXT: zip1.16b v0, v0, v1
|
|
; CHECK-NEXT: ret
|
|
%3 = shufflevector <8 x i8> %1, <8 x i8> %0, <16 x i32> <i32 8, i32 0, i32 9, i32 1, i32 10, i32 2, i32 11, i32 3, i32 12, i32 4, i32 13, i32 5, i32 14, i32 6, i32 15, i32 7>
|
|
ret <16 x i8> %3
|
|
}
|
|
|
|
|
|
define <16 x i8> @combine_v8i16_8firstundef(<8 x i8> %0, <8 x i8> %1) {
|
|
; CHECK-LABEL: combine_v8i16_8firstundef:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $q0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $q1
|
|
; CHECK-NEXT: zip1.16b v0, v0, v1
|
|
; CHECK-NEXT: ret
|
|
%3 = shufflevector <8 x i8> %1, <8 x i8> %0, <16 x i32> <i32 8, i32 0, i32 9, i32 1, i32 10, i32 2, i32 11, i32 3, i32 12, i32 4, i32 13, i32 5, i32 14, i32 6, i32 15, i32 undef>
|
|
ret <16 x i8> %3
|
|
}
|
|
|
|
define <4 x float> @shuffle_zip1(<4 x float> %arg) {
|
|
; CHECK-SD-LABEL: shuffle_zip1:
|
|
; CHECK-SD: // %bb.0: // %bb
|
|
; CHECK-SD-NEXT: fcmgt.4s v0, v0, #0.0
|
|
; CHECK-SD-NEXT: uzp1.8h v1, v0, v0
|
|
; CHECK-SD-NEXT: xtn.4h v0, v0
|
|
; CHECK-SD-NEXT: xtn.4h v1, v1
|
|
; CHECK-SD-NEXT: zip2.4h v0, v0, v1
|
|
; CHECK-SD-NEXT: fmov.4s v1, #1.00000000
|
|
; CHECK-SD-NEXT: zip1.4h v0, v0, v0
|
|
; CHECK-SD-NEXT: sshll.4s v0, v0, #0
|
|
; CHECK-SD-NEXT: and.16b v0, v0, v1
|
|
; CHECK-SD-NEXT: ret
|
|
;
|
|
; CHECK-GI-LABEL: shuffle_zip1:
|
|
; CHECK-GI: // %bb.0: // %bb
|
|
; CHECK-GI-NEXT: fcmgt.4s v0, v0, #0.0
|
|
; CHECK-GI-NEXT: fmov.4s v2, #1.00000000
|
|
; CHECK-GI-NEXT: mov.s w8, v0[1]
|
|
; CHECK-GI-NEXT: mov.s w9, v0[2]
|
|
; CHECK-GI-NEXT: mov.s w10, v0[3]
|
|
; CHECK-GI-NEXT: mov.b v0[1], w8
|
|
; CHECK-GI-NEXT: adrp x8, .LCPI27_1
|
|
; CHECK-GI-NEXT: ldr d1, [x8, :lo12:.LCPI27_1]
|
|
; CHECK-GI-NEXT: adrp x8, .LCPI27_0
|
|
; CHECK-GI-NEXT: mov.b v0[2], w9
|
|
; CHECK-GI-NEXT: mov.b v0[3], w10
|
|
; CHECK-GI-NEXT: mov.d v0[1], v0[0]
|
|
; CHECK-GI-NEXT: tbl.16b v0, { v0 }, v1
|
|
; CHECK-GI-NEXT: mov.b v1[0], v0[0]
|
|
; CHECK-GI-NEXT: mov.b v1[1], v0[1]
|
|
; CHECK-GI-NEXT: mov.d v1[1], v0[0]
|
|
; CHECK-GI-NEXT: ldr d0, [x8, :lo12:.LCPI27_0]
|
|
; CHECK-GI-NEXT: tbl.16b v0, { v1 }, v0
|
|
; CHECK-GI-NEXT: umov.b w8, v0[0]
|
|
; CHECK-GI-NEXT: umov.b w9, v0[1]
|
|
; CHECK-GI-NEXT: fmov s1, w8
|
|
; CHECK-GI-NEXT: umov.b w8, v0[2]
|
|
; CHECK-GI-NEXT: mov.s v1[1], w9
|
|
; CHECK-GI-NEXT: umov.b w9, v0[3]
|
|
; CHECK-GI-NEXT: mov.s v1[2], w8
|
|
; CHECK-GI-NEXT: mov.s v1[3], w9
|
|
; CHECK-GI-NEXT: shl.4s v0, v1, #31
|
|
; CHECK-GI-NEXT: movi.2d v1, #0000000000000000
|
|
; CHECK-GI-NEXT: cmlt.4s v0, v0, #0
|
|
; CHECK-GI-NEXT: bsl.16b v0, v2, v1
|
|
; CHECK-GI-NEXT: ret
|
|
bb:
|
|
%inst = fcmp olt <4 x float> zeroinitializer, %arg
|
|
%inst1 = shufflevector <4 x i1> %inst, <4 x i1> zeroinitializer, <2 x i32> <i32 2, i32 0>
|
|
%inst2 = shufflevector <2 x i1> %inst1, <2 x i1> zeroinitializer, <4 x i32> <i32 0, i32 0, i32 1, i32 1>
|
|
%inst3 = select <4 x i1> %inst2, <4 x float> <float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00>, <4 x float> zeroinitializer
|
|
ret <4 x float> %inst3
|
|
}
|
|
|
|
define <4 x i32> @shuffle_zip2(<4 x i32> %arg) {
|
|
; CHECK-SD-LABEL: shuffle_zip2:
|
|
; CHECK-SD: // %bb.0: // %bb
|
|
; CHECK-SD-NEXT: cmtst.4s v0, v0, v0
|
|
; CHECK-SD-NEXT: uzp1.8h v1, v0, v0
|
|
; CHECK-SD-NEXT: xtn.4h v0, v0
|
|
; CHECK-SD-NEXT: xtn.4h v1, v1
|
|
; CHECK-SD-NEXT: zip2.4h v0, v0, v1
|
|
; CHECK-SD-NEXT: movi.4s v1, #1
|
|
; CHECK-SD-NEXT: zip1.4h v0, v0, v0
|
|
; CHECK-SD-NEXT: ushll.4s v0, v0, #0
|
|
; CHECK-SD-NEXT: and.16b v0, v0, v1
|
|
; CHECK-SD-NEXT: ret
|
|
;
|
|
; CHECK-GI-LABEL: shuffle_zip2:
|
|
; CHECK-GI: // %bb.0: // %bb
|
|
; CHECK-GI-NEXT: movi.2d v1, #0000000000000000
|
|
; CHECK-GI-NEXT: cmhi.4s v0, v0, v1
|
|
; CHECK-GI-NEXT: mov.s w8, v0[1]
|
|
; CHECK-GI-NEXT: mov.s w9, v0[2]
|
|
; CHECK-GI-NEXT: mov.s w10, v0[3]
|
|
; CHECK-GI-NEXT: mov.b v0[1], w8
|
|
; CHECK-GI-NEXT: adrp x8, .LCPI28_1
|
|
; CHECK-GI-NEXT: ldr d1, [x8, :lo12:.LCPI28_1]
|
|
; CHECK-GI-NEXT: adrp x8, .LCPI28_0
|
|
; CHECK-GI-NEXT: mov.b v0[2], w9
|
|
; CHECK-GI-NEXT: mov.b v0[3], w10
|
|
; CHECK-GI-NEXT: mov.d v0[1], v0[0]
|
|
; CHECK-GI-NEXT: tbl.16b v0, { v0 }, v1
|
|
; CHECK-GI-NEXT: mov.b v1[0], v0[0]
|
|
; CHECK-GI-NEXT: mov.b v1[1], v0[1]
|
|
; CHECK-GI-NEXT: mov.d v1[1], v0[0]
|
|
; CHECK-GI-NEXT: ldr d0, [x8, :lo12:.LCPI28_0]
|
|
; CHECK-GI-NEXT: tbl.16b v0, { v1 }, v0
|
|
; CHECK-GI-NEXT: umov.b w8, v0[0]
|
|
; CHECK-GI-NEXT: umov.b w9, v0[1]
|
|
; CHECK-GI-NEXT: fmov s1, w8
|
|
; CHECK-GI-NEXT: umov.b w8, v0[2]
|
|
; CHECK-GI-NEXT: mov.s v1[1], w9
|
|
; CHECK-GI-NEXT: umov.b w9, v0[3]
|
|
; CHECK-GI-NEXT: mov.s v1[2], w8
|
|
; CHECK-GI-NEXT: mov.s v1[3], w9
|
|
; CHECK-GI-NEXT: shl.4s v0, v1, #31
|
|
; CHECK-GI-NEXT: movi.4s v1, #1
|
|
; CHECK-GI-NEXT: cmlt.4s v0, v0, #0
|
|
; CHECK-GI-NEXT: and.16b v0, v1, v0
|
|
; CHECK-GI-NEXT: ret
|
|
bb:
|
|
%inst = icmp ult <4 x i32> zeroinitializer, %arg
|
|
%inst1 = shufflevector <4 x i1> %inst, <4 x i1> zeroinitializer, <2 x i32> <i32 2, i32 0>
|
|
%inst2 = shufflevector <2 x i1> %inst1, <2 x i1> zeroinitializer, <4 x i32> <i32 0, i32 0, i32 1, i32 1>
|
|
%inst3 = select <4 x i1> %inst2, <4 x i32> <i32 1, i32 1, i32 1, i32 1>, <4 x i32> zeroinitializer
|
|
ret <4 x i32> %inst3
|
|
}
|
|
|
|
define <4 x i32> @shuffle_zip3(<4 x i32> %arg) {
|
|
; CHECK-SD-LABEL: shuffle_zip3:
|
|
; CHECK-SD: // %bb.0: // %bb
|
|
; CHECK-SD-NEXT: cmgt.4s v0, v0, #0
|
|
; CHECK-SD-NEXT: uzp1.8h v1, v0, v0
|
|
; CHECK-SD-NEXT: xtn.4h v0, v0
|
|
; CHECK-SD-NEXT: xtn.4h v1, v1
|
|
; CHECK-SD-NEXT: zip2.4h v0, v0, v1
|
|
; CHECK-SD-NEXT: movi.4s v1, #1
|
|
; CHECK-SD-NEXT: zip1.4h v0, v0, v0
|
|
; CHECK-SD-NEXT: ushll.4s v0, v0, #0
|
|
; CHECK-SD-NEXT: and.16b v0, v0, v1
|
|
; CHECK-SD-NEXT: ret
|
|
;
|
|
; CHECK-GI-LABEL: shuffle_zip3:
|
|
; CHECK-GI: // %bb.0: // %bb
|
|
; CHECK-GI-NEXT: cmgt.4s v0, v0, #0
|
|
; CHECK-GI-NEXT: mov.s w8, v0[1]
|
|
; CHECK-GI-NEXT: mov.s w9, v0[2]
|
|
; CHECK-GI-NEXT: mov.s w10, v0[3]
|
|
; CHECK-GI-NEXT: mov.b v0[1], w8
|
|
; CHECK-GI-NEXT: adrp x8, .LCPI29_1
|
|
; CHECK-GI-NEXT: ldr d1, [x8, :lo12:.LCPI29_1]
|
|
; CHECK-GI-NEXT: adrp x8, .LCPI29_0
|
|
; CHECK-GI-NEXT: mov.b v0[2], w9
|
|
; CHECK-GI-NEXT: mov.b v0[3], w10
|
|
; CHECK-GI-NEXT: mov.d v0[1], v0[0]
|
|
; CHECK-GI-NEXT: tbl.16b v0, { v0 }, v1
|
|
; CHECK-GI-NEXT: mov.b v1[0], v0[0]
|
|
; CHECK-GI-NEXT: mov.b v1[1], v0[1]
|
|
; CHECK-GI-NEXT: mov.d v1[1], v0[0]
|
|
; CHECK-GI-NEXT: ldr d0, [x8, :lo12:.LCPI29_0]
|
|
; CHECK-GI-NEXT: tbl.16b v0, { v1 }, v0
|
|
; CHECK-GI-NEXT: umov.b w8, v0[0]
|
|
; CHECK-GI-NEXT: umov.b w9, v0[1]
|
|
; CHECK-GI-NEXT: fmov s1, w8
|
|
; CHECK-GI-NEXT: umov.b w8, v0[2]
|
|
; CHECK-GI-NEXT: mov.s v1[1], w9
|
|
; CHECK-GI-NEXT: umov.b w9, v0[3]
|
|
; CHECK-GI-NEXT: mov.s v1[2], w8
|
|
; CHECK-GI-NEXT: mov.s v1[3], w9
|
|
; CHECK-GI-NEXT: shl.4s v0, v1, #31
|
|
; CHECK-GI-NEXT: movi.4s v1, #1
|
|
; CHECK-GI-NEXT: cmlt.4s v0, v0, #0
|
|
; CHECK-GI-NEXT: and.16b v0, v1, v0
|
|
; CHECK-GI-NEXT: ret
|
|
bb:
|
|
%inst = icmp slt <4 x i32> zeroinitializer, %arg
|
|
%inst1 = shufflevector <4 x i1> %inst, <4 x i1> zeroinitializer, <2 x i32> <i32 2, i32 0>
|
|
%inst2 = shufflevector <2 x i1> %inst1, <2 x i1> zeroinitializer, <4 x i32> <i32 0, i32 0, i32 1, i32 1>
|
|
%inst3 = select <4 x i1> %inst2, <4 x i32> <i32 1, i32 1, i32 1, i32 1>, <4 x i32> zeroinitializer
|
|
ret <4 x i32> %inst3
|
|
}
|