derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
352 lines
15 KiB
LLVM
352 lines
15 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
|
|
; RUN: llc -mtriple=aarch64 -mattr=+sve < %s | FileCheck %s
|
|
|
|
define <vscale x 2 x i8> @test_compress_nxv2i8(<vscale x 2 x i8> %vec, <vscale x 2 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_nxv2i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: compact z0.d, p0, z0.d
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 2 x i8> @llvm.experimental.vector.compress(<vscale x 2 x i8> %vec, <vscale x 2 x i1> %mask, <vscale x 2 x i8> poison)
|
|
ret <vscale x 2 x i8> %out
|
|
}
|
|
|
|
define <vscale x 2 x i16> @test_compress_nxv2i16(<vscale x 2 x i16> %vec, <vscale x 2 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_nxv2i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: compact z0.d, p0, z0.d
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 2 x i16> @llvm.experimental.vector.compress(<vscale x 2 x i16> %vec, <vscale x 2 x i1> %mask, <vscale x 2 x i16> poison)
|
|
ret <vscale x 2 x i16> %out
|
|
}
|
|
|
|
define <vscale x 2 x i32> @test_compress_nxv2i32(<vscale x 2 x i32> %vec, <vscale x 2 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_nxv2i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: compact z0.d, p0, z0.d
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 2 x i32> @llvm.experimental.vector.compress(<vscale x 2 x i32> %vec, <vscale x 2 x i1> %mask, <vscale x 2 x i32> poison)
|
|
ret <vscale x 2 x i32> %out
|
|
}
|
|
|
|
define <vscale x 2 x i64> @test_compress_nxv2i64(<vscale x 2 x i64> %vec, <vscale x 2 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_nxv2i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: compact z0.d, p0, z0.d
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 2 x i64> @llvm.experimental.vector.compress(<vscale x 2 x i64> %vec, <vscale x 2 x i1> %mask, <vscale x 2 x i64> poison)
|
|
ret <vscale x 2 x i64> %out
|
|
}
|
|
|
|
define <vscale x 2 x float> @test_compress_nxv2f32(<vscale x 2 x float> %vec, <vscale x 2 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_nxv2f32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: compact z0.d, p0, z0.d
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 2 x float> @llvm.experimental.vector.compress(<vscale x 2 x float> %vec, <vscale x 2 x i1> %mask, <vscale x 2 x float> poison)
|
|
ret <vscale x 2 x float> %out
|
|
}
|
|
|
|
define <vscale x 2 x double> @test_compress_nxv2f64(<vscale x 2 x double> %vec, <vscale x 2 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_nxv2f64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: compact z0.d, p0, z0.d
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 2 x double> @llvm.experimental.vector.compress(<vscale x 2 x double> %vec, <vscale x 2 x i1> %mask, <vscale x 2 x double> poison)
|
|
ret <vscale x 2 x double> %out
|
|
}
|
|
|
|
define <vscale x 4 x i8> @test_compress_nxv4i8(<vscale x 4 x i8> %vec, <vscale x 4 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_nxv4i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: compact z0.s, p0, z0.s
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 4 x i8> @llvm.experimental.vector.compress(<vscale x 4 x i8> %vec, <vscale x 4 x i1> %mask, <vscale x 4 x i8> poison)
|
|
ret <vscale x 4 x i8> %out
|
|
}
|
|
|
|
define <vscale x 4 x i16> @test_compress_nxv4i16(<vscale x 4 x i16> %vec, <vscale x 4 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_nxv4i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: compact z0.s, p0, z0.s
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 4 x i16> @llvm.experimental.vector.compress(<vscale x 4 x i16> %vec, <vscale x 4 x i1> %mask, <vscale x 4 x i16> poison)
|
|
ret <vscale x 4 x i16> %out
|
|
}
|
|
|
|
define <vscale x 4 x i32> @test_compress_nxv4i32(<vscale x 4 x i32> %vec, <vscale x 4 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_nxv4i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: compact z0.s, p0, z0.s
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 4 x i32> @llvm.experimental.vector.compress(<vscale x 4 x i32> %vec, <vscale x 4 x i1> %mask, <vscale x 4 x i32> poison)
|
|
ret <vscale x 4 x i32> %out
|
|
}
|
|
|
|
define <vscale x 4 x float> @test_compress_nxv4f32(<vscale x 4 x float> %vec, <vscale x 4 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_nxv4f32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: compact z0.s, p0, z0.s
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 4 x float> @llvm.experimental.vector.compress(<vscale x 4 x float> %vec, <vscale x 4 x i1> %mask, <vscale x 4 x float> poison)
|
|
ret <vscale x 4 x float> %out
|
|
}
|
|
|
|
define <vscale x 4 x i4> @test_compress_illegal_element_type(<vscale x 4 x i4> %vec, <vscale x 4 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_illegal_element_type:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: compact z0.s, p0, z0.s
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 4 x i4> @llvm.experimental.vector.compress(<vscale x 4 x i4> %vec, <vscale x 4 x i1> %mask, <vscale x 4 x i4> poison)
|
|
ret <vscale x 4 x i4> %out
|
|
}
|
|
|
|
define <vscale x 4 x i32> @test_compress_knownbits_zext(<vscale x 4 x i16> %vec, <vscale x 4 x i1> %mask, <vscale x 4 x i32> %passthru) nounwind {
|
|
; CHECK-LABEL: test_compress_knownbits_zext:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: and z0.s, z0.s, #0xffff
|
|
; CHECK-NEXT: cntp x8, p0, p0.s
|
|
; CHECK-NEXT: and z1.s, z1.s, #0x3
|
|
; CHECK-NEXT: compact z0.s, p0, z0.s
|
|
; CHECK-NEXT: whilelo p0.s, xzr, x8
|
|
; CHECK-NEXT: sel z0.s, p0, z0.s, z1.s
|
|
; CHECK-NEXT: ret
|
|
%xvec = zext <vscale x 4 x i16> %vec to <vscale x 4 x i32>
|
|
%xpassthru = and <vscale x 4 x i32> %passthru, splat (i32 3)
|
|
%out = call <vscale x 4 x i32> @llvm.experimental.vector.compress(<vscale x 4 x i32> %xvec, <vscale x 4 x i1> %mask, <vscale x 4 x i32> %xpassthru)
|
|
%res = and <vscale x 4 x i32> %out, splat (i32 65535)
|
|
ret <vscale x 4 x i32> %res
|
|
}
|
|
|
|
define <vscale x 4 x i32> @test_compress_numsignbits_sext(<vscale x 4 x i16> %vec, <vscale x 4 x i1> %mask, <vscale x 4 x i32> %passthru) nounwind {
|
|
; CHECK-LABEL: test_compress_numsignbits_sext:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p1.s
|
|
; CHECK-NEXT: and z1.s, z1.s, #0x3
|
|
; CHECK-NEXT: cntp x8, p0, p0.s
|
|
; CHECK-NEXT: sxth z0.s, p1/m, z0.s
|
|
; CHECK-NEXT: compact z0.s, p0, z0.s
|
|
; CHECK-NEXT: whilelo p0.s, xzr, x8
|
|
; CHECK-NEXT: sel z0.s, p0, z0.s, z1.s
|
|
; CHECK-NEXT: ret
|
|
%xvec = sext <vscale x 4 x i16> %vec to <vscale x 4 x i32>
|
|
%xpassthru = and <vscale x 4 x i32> %passthru, splat (i32 3)
|
|
%out = call <vscale x 4 x i32> @llvm.experimental.vector.compress(<vscale x 4 x i32> %xvec, <vscale x 4 x i1> %mask, <vscale x 4 x i32> %xpassthru)
|
|
%shl = shl <vscale x 4 x i32> %out, splat (i32 16)
|
|
%res = ashr <vscale x 4 x i32> %shl, splat (i32 16)
|
|
ret <vscale x 4 x i32> %res
|
|
}
|
|
|
|
define <vscale x 8 x i32> @test_compress_large(<vscale x 8 x i32> %vec, <vscale x 8 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_large:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: str x29, [sp, #-16]! // 8-byte Folded Spill
|
|
; CHECK-NEXT: addvl sp, sp, #-2
|
|
; CHECK-NEXT: .cfi_escape 0x0f, 0x08, 0x8f, 0x10, 0x92, 0x2e, 0x00, 0x40, 0x1e, 0x22 // sp + 16 + 16 * VG
|
|
; CHECK-NEXT: .cfi_offset w29, -16
|
|
; CHECK-NEXT: punpklo p1.h, p0.b
|
|
; CHECK-NEXT: cnth x9
|
|
; CHECK-NEXT: punpkhi p0.h, p0.b
|
|
; CHECK-NEXT: sub x9, x9, #1
|
|
; CHECK-NEXT: cntp x8, p1, p1.s
|
|
; CHECK-NEXT: compact z0.s, p1, z0.s
|
|
; CHECK-NEXT: compact z1.s, p0, z1.s
|
|
; CHECK-NEXT: ptrue p0.s
|
|
; CHECK-NEXT: cmp x8, x9
|
|
; CHECK-NEXT: str z0, [sp]
|
|
; CHECK-NEXT: csel x8, x8, x9, lo
|
|
; CHECK-NEXT: mov x9, sp
|
|
; CHECK-NEXT: st1w { z1.s }, p0, [x9, x8, lsl #2]
|
|
; CHECK-NEXT: ldr z0, [sp]
|
|
; CHECK-NEXT: ldr z1, [sp, #1, mul vl]
|
|
; CHECK-NEXT: addvl sp, sp, #2
|
|
; CHECK-NEXT: ldr x29, [sp], #16 // 8-byte Folded Reload
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 8 x i32> @llvm.experimental.vector.compress(<vscale x 8 x i32> %vec, <vscale x 8 x i1> %mask, <vscale x 8 x i32> poison)
|
|
ret <vscale x 8 x i32> %out
|
|
}
|
|
|
|
; We pass a placeholder value for the const_mask* tests to check that they are converted to a no-op by simply copying
|
|
; the second vector input register to the ret register or doing nothing.
|
|
define <vscale x 4 x i32> @test_compress_const_splat1_mask(<vscale x 4 x i32> %ignore, <vscale x 4 x i32> %vec) {
|
|
; CHECK-LABEL: test_compress_const_splat1_mask:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: mov z0.d, z1.d
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 4 x i32> @llvm.experimental.vector.compress(<vscale x 4 x i32> %vec, <vscale x 4 x i1> splat (i1 -1), <vscale x 4 x i32> poison)
|
|
ret <vscale x 4 x i32> %out
|
|
}
|
|
define <vscale x 4 x i32> @test_compress_const_splat0_mask(<vscale x 4 x i32> %ignore, <vscale x 4 x i32> %vec) {
|
|
; CHECK-LABEL: test_compress_const_splat0_mask:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 4 x i32> @llvm.experimental.vector.compress(<vscale x 4 x i32> %vec, <vscale x 4 x i1> splat (i1 0), <vscale x 4 x i32> poison)
|
|
ret <vscale x 4 x i32> %out
|
|
}
|
|
define <vscale x 4 x i32> @test_compress_poison_mask(<vscale x 4 x i32> %ignore, <vscale x 4 x i32> %vec) {
|
|
; CHECK-LABEL: test_compress_poison_mask:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 4 x i32> @llvm.experimental.vector.compress(<vscale x 4 x i32> %vec, <vscale x 4 x i1> poison, <vscale x 4 x i32> poison)
|
|
ret <vscale x 4 x i32> %out
|
|
}
|
|
|
|
define <4 x i32> @test_compress_v4i32_with_sve(<4 x i32> %vec, <4 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_v4i32_with_sve:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ushll v1.4s, v1.4h, #0
|
|
; CHECK-NEXT: ptrue p0.s, vl4
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: shl v1.4s, v1.4s, #31
|
|
; CHECK-NEXT: cmpne p1.s, p0/z, z1.s, #0
|
|
; CHECK-NEXT: compact z0.s, p1, z0.s
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%out = call <4 x i32> @llvm.experimental.vector.compress(<4 x i32> %vec, <4 x i1> %mask, <4 x i32> poison)
|
|
ret <4 x i32> %out
|
|
}
|
|
|
|
define <4 x i16> @test_compress_v4i16_with_sve(<4 x i16> %vec, <4 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_v4i16_with_sve:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: shl v1.4h, v1.4h, #15
|
|
; CHECK-NEXT: ptrue p0.s, vl4
|
|
; CHECK-NEXT: ushll v0.4s, v0.4h, #0
|
|
; CHECK-NEXT: cmlt v1.4h, v1.4h, #0
|
|
; CHECK-NEXT: sshll v1.4s, v1.4h, #0
|
|
; CHECK-NEXT: cmpne p1.s, p0/z, z1.s, #0
|
|
; CHECK-NEXT: compact z0.s, p1, z0.s
|
|
; CHECK-NEXT: xtn v0.4h, v0.4s
|
|
; CHECK-NEXT: ret
|
|
%out = call <4 x i16> @llvm.experimental.vector.compress(<4 x i16> %vec, <4 x i1> %mask, <4 x i16> poison)
|
|
ret <4 x i16> %out
|
|
}
|
|
|
|
define <4 x half> @test_compress_v4f16_with_sve(<4 x half> %vec, <4 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_v4f16_with_sve:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: shl v1.4h, v1.4h, #15
|
|
; CHECK-NEXT: ptrue p0.s, vl4
|
|
; CHECK-NEXT: ushll v0.4s, v0.4h, #0
|
|
; CHECK-NEXT: cmlt v1.4h, v1.4h, #0
|
|
; CHECK-NEXT: sshll v1.4s, v1.4h, #0
|
|
; CHECK-NEXT: cmpne p1.s, p0/z, z1.s, #0
|
|
; CHECK-NEXT: compact z0.s, p1, z0.s
|
|
; CHECK-NEXT: xtn v0.4h, v0.4s
|
|
; CHECK-NEXT: ret
|
|
%out = call <4 x half> @llvm.experimental.vector.compress(<4 x half> %vec, <4 x i1> %mask, <4 x half> poison)
|
|
ret <4 x half> %out
|
|
}
|
|
|
|
define <4 x bfloat> @test_compress_v4bf16_with_sve(<4 x bfloat> %vec, <4 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_v4bf16_with_sve:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: shl v1.4h, v1.4h, #15
|
|
; CHECK-NEXT: ptrue p0.s, vl4
|
|
; CHECK-NEXT: ushll v0.4s, v0.4h, #0
|
|
; CHECK-NEXT: cmlt v1.4h, v1.4h, #0
|
|
; CHECK-NEXT: sshll v1.4s, v1.4h, #0
|
|
; CHECK-NEXT: cmpne p1.s, p0/z, z1.s, #0
|
|
; CHECK-NEXT: compact z0.s, p1, z0.s
|
|
; CHECK-NEXT: xtn v0.4h, v0.4s
|
|
; CHECK-NEXT: ret
|
|
%out = call <4 x bfloat> @llvm.experimental.vector.compress(<4 x bfloat> %vec, <4 x i1> %mask, <4 x bfloat> poison)
|
|
ret <4 x bfloat> %out
|
|
}
|
|
|
|
define <1 x i32> @test_compress_v1i32_with_sve(<1 x i32> %vec, <1 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_v1i32_with_sve:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: movi v1.2d, #0000000000000000
|
|
; CHECK-NEXT: sbfx w8, w0, #0, #1
|
|
; CHECK-NEXT: ptrue p0.s, vl2
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: mov v1.s[0], w8
|
|
; CHECK-NEXT: cmpne p1.s, p0/z, z1.s, #0
|
|
; CHECK-NEXT: compact z0.s, p1, z0.s
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%out = call <1 x i32> @llvm.experimental.vector.compress(<1 x i32> %vec, <1 x i1> %mask, <1 x i32> poison)
|
|
ret <1 x i32> %out
|
|
}
|
|
|
|
define <4 x double> @test_compress_v4f64_with_sve(<4 x double> %vec, <4 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_v4f64_with_sve:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: sub sp, sp, #32
|
|
; CHECK-NEXT: .cfi_def_cfa_offset 32
|
|
; CHECK-NEXT: ushll v2.4s, v2.4h, #0
|
|
; CHECK-NEXT: movi v4.2s, #1
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: mov x9, sp
|
|
; CHECK-NEXT: ptrue p0.d, vl2
|
|
; CHECK-NEXT: ushll v3.2d, v2.2s, #0
|
|
; CHECK-NEXT: ushll2 v5.2d, v2.4s, #0
|
|
; CHECK-NEXT: and v2.8b, v2.8b, v4.8b
|
|
; CHECK-NEXT: shl v3.2d, v3.2d, #63
|
|
; CHECK-NEXT: shl v4.2d, v5.2d, #63
|
|
; CHECK-NEXT: addp v2.2s, v2.2s, v2.2s
|
|
; CHECK-NEXT: cmpne p1.d, p0/z, z3.d, #0
|
|
; CHECK-NEXT: cmpne p2.d, p0/z, z4.d, #0
|
|
; CHECK-NEXT: fmov w8, s2
|
|
; CHECK-NEXT: compact z0.d, p1, z0.d
|
|
; CHECK-NEXT: and x8, x8, #0x3
|
|
; CHECK-NEXT: compact z1.d, p2, z1.d
|
|
; CHECK-NEXT: lsl x8, x8, #3
|
|
; CHECK-NEXT: str q0, [sp]
|
|
; CHECK-NEXT: str q1, [x9, x8]
|
|
; CHECK-NEXT: ldp q0, q1, [sp], #32
|
|
; CHECK-NEXT: ret
|
|
%out = call <4 x double> @llvm.experimental.vector.compress(<4 x double> %vec, <4 x i1> %mask, <4 x double> poison)
|
|
ret <4 x double> %out
|
|
}
|
|
|
|
define <2 x i16> @test_compress_v2i16_with_sve(<2 x i16> %vec, <2 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_v2i16_with_sve:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: shl v1.2s, v1.2s, #31
|
|
; CHECK-NEXT: ptrue p0.s, vl2
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: cmpne p1.s, p0/z, z1.s, #0
|
|
; CHECK-NEXT: compact z0.s, p1, z0.s
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%out = call <2 x i16> @llvm.experimental.vector.compress(<2 x i16> %vec, <2 x i1> %mask, <2 x i16> poison)
|
|
ret <2 x i16> %out
|
|
}
|
|
|
|
|
|
define <vscale x 4 x i32> @test_compress_nxv4i32_with_passthru(<vscale x 4 x i32> %vec, <vscale x 4 x i1> %mask, <vscale x 4 x i32> %passthru) {
|
|
; CHECK-LABEL: test_compress_nxv4i32_with_passthru:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: cntp x8, p0, p0.s
|
|
; CHECK-NEXT: compact z0.s, p0, z0.s
|
|
; CHECK-NEXT: whilelo p0.s, xzr, x8
|
|
; CHECK-NEXT: sel z0.s, p0, z0.s, z1.s
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 4 x i32> @llvm.experimental.vector.compress(<vscale x 4 x i32> %vec, <vscale x 4 x i1> %mask, <vscale x 4 x i32> %passthru)
|
|
ret <vscale x 4 x i32> %out
|
|
}
|
|
|
|
define <vscale x 4 x i32> @test_compress_nxv4i32_with_zero_passthru(<vscale x 4 x i32> %vec, <vscale x 4 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_nxv4i32_with_zero_passthru:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: compact z0.s, p0, z0.s
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 4 x i32> @llvm.experimental.vector.compress(<vscale x 4 x i32> %vec, <vscale x 4 x i1> %mask, <vscale x 4 x i32> splat(i32 0))
|
|
ret <vscale x 4 x i32> %out
|
|
}
|
|
|
|
define <vscale x 4 x i32> @test_compress_nxv4i32_with_const_passthru(<vscale x 4 x i32> %vec, <vscale x 4 x i1> %mask) {
|
|
; CHECK-LABEL: test_compress_nxv4i32_with_const_passthru:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: cntp x8, p0, p0.s
|
|
; CHECK-NEXT: compact z0.s, p0, z0.s
|
|
; CHECK-NEXT: mov z1.s, #5 // =0x5
|
|
; CHECK-NEXT: whilelo p0.s, xzr, x8
|
|
; CHECK-NEXT: sel z0.s, p0, z0.s, z1.s
|
|
; CHECK-NEXT: ret
|
|
%out = call <vscale x 4 x i32> @llvm.experimental.vector.compress(<vscale x 4 x i32> %vec, <vscale x 4 x i1> %mask, <vscale x 4 x i32> splat(i32 5))
|
|
ret <vscale x 4 x i32> %out
|
|
}
|