derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
847 lines
28 KiB
LLVM
847 lines
28 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=mips-unknown-linux-gnu -mcpu=mips2 -verify-machineinstrs | FileCheck %s \
|
|
; RUN: -check-prefix=M2
|
|
; RUN: llc < %s -mtriple=mips-unknown-linux-gnu -mcpu=mips32 -verify-machineinstrs | FileCheck %s \
|
|
; RUN: -check-prefix=CMOV32R1
|
|
; RUN: llc < %s -mtriple=mips-unknown-linux-gnu -mcpu=mips32r2 -verify-machineinstrs | FileCheck %s \
|
|
; RUN: -check-prefix=CMOV32R2
|
|
; RUN: llc < %s -mtriple=mips-unknown-linux-gnu -mcpu=mips32r3 -verify-machineinstrs | FileCheck %s \
|
|
; RUN: -check-prefix=CMOV32R2
|
|
; RUN: llc < %s -mtriple=mips-unknown-linux-gnu -mcpu=mips32r5 -verify-machineinstrs | FileCheck %s \
|
|
; RUN: -check-prefix=CMOV32R2
|
|
; RUN: llc < %s -mtriple=mips-unknown-linux-gnu -mcpu=mips32r6 -verify-machineinstrs | FileCheck %s \
|
|
; RUN: -check-prefix=32R6
|
|
; RUN: llc < %s -mtriple=mips64-unknown-linux-gnu -mcpu=mips3 -verify-machineinstrs | FileCheck %s \
|
|
; RUN: -check-prefix=M3
|
|
; RUN: llc < %s -mtriple=mips64-unknown-linux-gnu -mcpu=mips4 -verify-machineinstrs | FileCheck %s \
|
|
; RUN: -check-prefix=CMOV64
|
|
; RUN: llc < %s -mtriple=mips64-unknown-linux-gnu -mcpu=mips64 -verify-machineinstrs | FileCheck %s \
|
|
; RUN: -check-prefix=CMOV64
|
|
; RUN: llc < %s -mtriple=mips64-unknown-linux-gnu -mcpu=mips64r2 -verify-machineinstrs | FileCheck %s \
|
|
; RUN: -check-prefix=CMOV64
|
|
; RUN: llc < %s -mtriple=mips64-unknown-linux-gnu -mcpu=mips64r3 -verify-machineinstrs | FileCheck %s \
|
|
; RUN: -check-prefix=CMOV64
|
|
; RUN: llc < %s -mtriple=mips64-unknown-linux-gnu -mcpu=mips64r5 -verify-machineinstrs | FileCheck %s \
|
|
; RUN: -check-prefix=CMOV64
|
|
; RUN: llc < %s -mtriple=mips64-unknown-linux-gnu -mcpu=mips64r6 -verify-machineinstrs | FileCheck %s \
|
|
; RUN: -check-prefix=64R6
|
|
; RUN: llc < %s -mtriple=mips-unknown-linux-gnu -mcpu=mips32r3 \
|
|
; RUN: -asm-show-inst -mattr=+micromips -verify-machineinstrs | FileCheck %s \
|
|
; RUN: -check-prefix=MM32R3
|
|
; RUN: llc < %s -mtriple=mips-unknown-linux-gnu -mcpu=mips32r6 -mattr=+micromips -verify-machineinstrs | FileCheck %s \
|
|
; RUN: -check-prefix=MM32R6
|
|
; RUN: llc < %s -mtriple=mipsel-sony-psx -mcpu=mips1 -verify-machineinstrs | FileCheck %s \
|
|
; RUN: -check-prefixes=MIPS1-PSX
|
|
|
|
define double @tst_select_i1_double(i1 signext %s, double %x, double %y) {
|
|
; M2-LABEL: tst_select_i1_double:
|
|
; M2: # %bb.0: # %entry
|
|
; M2-NEXT: andi $1, $4, 1
|
|
; M2-NEXT: bnez $1, $BB0_2
|
|
; M2-NEXT: nop
|
|
; M2-NEXT: # %bb.1: # %entry
|
|
; M2-NEXT: ldc1 $f0, 16($sp)
|
|
; M2-NEXT: jr $ra
|
|
; M2-NEXT: nop
|
|
; M2-NEXT: $BB0_2:
|
|
; M2-NEXT: mtc1 $7, $f0
|
|
; M2-NEXT: jr $ra
|
|
; M2-NEXT: mtc1 $6, $f1
|
|
;
|
|
; CMOV32R1-LABEL: tst_select_i1_double:
|
|
; CMOV32R1: # %bb.0: # %entry
|
|
; CMOV32R1-NEXT: mtc1 $7, $f2
|
|
; CMOV32R1-NEXT: mtc1 $6, $f3
|
|
; CMOV32R1-NEXT: andi $1, $4, 1
|
|
; CMOV32R1-NEXT: ldc1 $f0, 16($sp)
|
|
; CMOV32R1-NEXT: jr $ra
|
|
; CMOV32R1-NEXT: movn.d $f0, $f2, $1
|
|
;
|
|
; CMOV32R2-LABEL: tst_select_i1_double:
|
|
; CMOV32R2: # %bb.0: # %entry
|
|
; CMOV32R2-NEXT: mtc1 $7, $f2
|
|
; CMOV32R2-NEXT: mthc1 $6, $f2
|
|
; CMOV32R2-NEXT: andi $1, $4, 1
|
|
; CMOV32R2-NEXT: ldc1 $f0, 16($sp)
|
|
; CMOV32R2-NEXT: jr $ra
|
|
; CMOV32R2-NEXT: movn.d $f0, $f2, $1
|
|
;
|
|
; 32R6-LABEL: tst_select_i1_double:
|
|
; 32R6: # %bb.0: # %entry
|
|
; 32R6-NEXT: mtc1 $7, $f1
|
|
; 32R6-NEXT: mthc1 $6, $f1
|
|
; 32R6-NEXT: ldc1 $f2, 16($sp)
|
|
; 32R6-NEXT: mtc1 $4, $f0
|
|
; 32R6-NEXT: jr $ra
|
|
; 32R6-NEXT: sel.d $f0, $f2, $f1
|
|
;
|
|
; M3-LABEL: tst_select_i1_double:
|
|
; M3: # %bb.0: # %entry
|
|
; M3-NEXT: andi $1, $4, 1
|
|
; M3-NEXT: bnez $1, .LBB0_2
|
|
; M3-NEXT: mov.d $f0, $f13
|
|
; M3-NEXT: # %bb.1: # %entry
|
|
; M3-NEXT: mov.d $f0, $f14
|
|
; M3-NEXT: .LBB0_2: # %entry
|
|
; M3-NEXT: jr $ra
|
|
; M3-NEXT: nop
|
|
;
|
|
; CMOV64-LABEL: tst_select_i1_double:
|
|
; CMOV64: # %bb.0: # %entry
|
|
; CMOV64-NEXT: mov.d $f0, $f14
|
|
; CMOV64-NEXT: andi $1, $4, 1
|
|
; CMOV64-NEXT: jr $ra
|
|
; CMOV64-NEXT: movn.d $f0, $f13, $1
|
|
;
|
|
; 64R6-LABEL: tst_select_i1_double:
|
|
; 64R6: # %bb.0: # %entry
|
|
; 64R6-NEXT: mtc1 $4, $f0
|
|
; 64R6-NEXT: jr $ra
|
|
; 64R6-NEXT: sel.d $f0, $f14, $f13
|
|
;
|
|
; MM32R3-LABEL: tst_select_i1_double:
|
|
; MM32R3: # %bb.0: # %entry
|
|
; MM32R3-NEXT: mtc1 $7, $f2 # <MCInst #[[#MCINST1:]] MTC1
|
|
; MM32R3-NEXT: # <MCOperand Reg:F2>
|
|
; MM32R3-NEXT: # <MCOperand Reg:A3>>
|
|
; MM32R3-NEXT: mthc1 $6, $f2 # <MCInst #[[#MCINST2:]] MTHC1_D32_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:D1>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D1>
|
|
; MM32R3-NEXT: # <MCOperand Reg:A2>>
|
|
; MM32R3-NEXT: andi16 $2, $4, 1 # <MCInst #[[#MCINST3:]] ANDI16_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:V0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:A0>
|
|
; MM32R3-NEXT: # <MCOperand Imm:1>>
|
|
; MM32R3-NEXT: ldc1 $f0, 16($sp) # <MCInst #[[#MCINST4:]] LDC1_MM_D32
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:SP>
|
|
; MM32R3-NEXT: # <MCOperand Imm:16>>
|
|
; MM32R3-NEXT: jr $ra # <MCInst #[[#MCINST5:]] JR_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:RA>>
|
|
; MM32R3-NEXT: movn.d $f0, $f2, $2 # <MCInst #[[#MCINST6:]] MOVN_I_D32_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D1>
|
|
; MM32R3-NEXT: # <MCOperand Reg:V0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>>
|
|
;
|
|
; MM32R6-LABEL: tst_select_i1_double:
|
|
; MM32R6: # %bb.0: # %entry
|
|
; MM32R6-NEXT: mtc1 $7, $f1
|
|
; MM32R6-NEXT: mthc1 $6, $f1
|
|
; MM32R6-NEXT: ldc1 $f2, 16($sp)
|
|
; MM32R6-NEXT: mtc1 $4, $f0
|
|
; MM32R6-NEXT: sel.d $f0, $f2, $f1
|
|
; MM32R6-NEXT: jrc $ra
|
|
;
|
|
; MIPS1-PSX-LABEL: tst_select_i1_double:
|
|
; MIPS1-PSX: # %bb.0: # %entry
|
|
; MIPS1-PSX-NEXT: andi $1, $4, 1
|
|
; MIPS1-PSX-NEXT: bnez $1, $BB0_2
|
|
; MIPS1-PSX-NEXT: nop
|
|
; MIPS1-PSX-NEXT: # %bb.1: # %entry
|
|
; MIPS1-PSX-NEXT: ldc1 $f0, 16($sp)
|
|
; MIPS1-PSX-NEXT: jr $ra
|
|
; MIPS1-PSX-NEXT: nop
|
|
; MIPS1-PSX-NEXT: $BB0_2:
|
|
; MIPS1-PSX-NEXT: mtc1 $6, $f0
|
|
; MIPS1-PSX-NEXT: jr $ra
|
|
; MIPS1-PSX-NEXT: mtc1 $7, $f1
|
|
entry:
|
|
%r = select i1 %s, double %x, double %y
|
|
ret double %r
|
|
}
|
|
|
|
define double @tst_select_i1_double_reordered(double %x, double %y,
|
|
; M2-LABEL: tst_select_i1_double_reordered:
|
|
; M2: # %bb.0: # %entry
|
|
; M2-NEXT: lw $1, 16($sp)
|
|
; M2-NEXT: andi $1, $1, 1
|
|
; M2-NEXT: bnez $1, $BB1_2
|
|
; M2-NEXT: mov.d $f0, $f12
|
|
; M2-NEXT: # %bb.1: # %entry
|
|
; M2-NEXT: mov.d $f0, $f14
|
|
; M2-NEXT: $BB1_2: # %entry
|
|
; M2-NEXT: jr $ra
|
|
; M2-NEXT: nop
|
|
;
|
|
; CMOV32R1-LABEL: tst_select_i1_double_reordered:
|
|
; CMOV32R1: # %bb.0: # %entry
|
|
; CMOV32R1-NEXT: mov.d $f0, $f14
|
|
; CMOV32R1-NEXT: lw $1, 16($sp)
|
|
; CMOV32R1-NEXT: andi $1, $1, 1
|
|
; CMOV32R1-NEXT: jr $ra
|
|
; CMOV32R1-NEXT: movn.d $f0, $f12, $1
|
|
;
|
|
; CMOV32R2-LABEL: tst_select_i1_double_reordered:
|
|
; CMOV32R2: # %bb.0: # %entry
|
|
; CMOV32R2-NEXT: mov.d $f0, $f14
|
|
; CMOV32R2-NEXT: lw $1, 16($sp)
|
|
; CMOV32R2-NEXT: andi $1, $1, 1
|
|
; CMOV32R2-NEXT: jr $ra
|
|
; CMOV32R2-NEXT: movn.d $f0, $f12, $1
|
|
;
|
|
; 32R6-LABEL: tst_select_i1_double_reordered:
|
|
; 32R6: # %bb.0: # %entry
|
|
; 32R6-NEXT: lw $1, 16($sp)
|
|
; 32R6-NEXT: mtc1 $1, $f0
|
|
; 32R6-NEXT: jr $ra
|
|
; 32R6-NEXT: sel.d $f0, $f14, $f12
|
|
;
|
|
; M3-LABEL: tst_select_i1_double_reordered:
|
|
; M3: # %bb.0: # %entry
|
|
; M3-NEXT: andi $1, $6, 1
|
|
; M3-NEXT: bnez $1, .LBB1_2
|
|
; M3-NEXT: mov.d $f0, $f12
|
|
; M3-NEXT: # %bb.1: # %entry
|
|
; M3-NEXT: mov.d $f0, $f13
|
|
; M3-NEXT: .LBB1_2: # %entry
|
|
; M3-NEXT: jr $ra
|
|
; M3-NEXT: nop
|
|
;
|
|
; CMOV64-LABEL: tst_select_i1_double_reordered:
|
|
; CMOV64: # %bb.0: # %entry
|
|
; CMOV64-NEXT: mov.d $f0, $f13
|
|
; CMOV64-NEXT: andi $1, $6, 1
|
|
; CMOV64-NEXT: jr $ra
|
|
; CMOV64-NEXT: movn.d $f0, $f12, $1
|
|
;
|
|
; 64R6-LABEL: tst_select_i1_double_reordered:
|
|
; 64R6: # %bb.0: # %entry
|
|
; 64R6-NEXT: mtc1 $6, $f0
|
|
; 64R6-NEXT: jr $ra
|
|
; 64R6-NEXT: sel.d $f0, $f13, $f12
|
|
;
|
|
; MM32R3-LABEL: tst_select_i1_double_reordered:
|
|
; MM32R3: # %bb.0: # %entry
|
|
; MM32R3-NEXT: mov.d $f0, $f14 # <MCInst #[[#MCINST7:]] FMOV_D32
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D7>>
|
|
; MM32R3-NEXT: lw $2, 16($sp) # <MCInst #[[#MCINST8:]] LWSP_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:V0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:SP>
|
|
; MM32R3-NEXT: # <MCOperand Imm:16>>
|
|
; MM32R3-NEXT: andi16 $2, $2, 1 # <MCInst #[[#MCINST3]] ANDI16_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:V0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:V0>
|
|
; MM32R3-NEXT: # <MCOperand Imm:1>>
|
|
; MM32R3-NEXT: jr $ra # <MCInst #[[#MCINST5]] JR_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:RA>>
|
|
; MM32R3-NEXT: movn.d $f0, $f12, $2 # <MCInst #[[#MCINST6]] MOVN_I_D32_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D6>
|
|
; MM32R3-NEXT: # <MCOperand Reg:V0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>>
|
|
;
|
|
; MM32R6-LABEL: tst_select_i1_double_reordered:
|
|
; MM32R6: # %bb.0: # %entry
|
|
; MM32R6-NEXT: lw $1, 16($sp)
|
|
; MM32R6-NEXT: mtc1 $1, $f0
|
|
; MM32R6-NEXT: sel.d $f0, $f14, $f12
|
|
; MM32R6-NEXT: jrc $ra
|
|
;
|
|
; MIPS1-PSX-LABEL: tst_select_i1_double_reordered:
|
|
; MIPS1-PSX: # %bb.0: # %entry
|
|
; MIPS1-PSX-NEXT: lw $1, 16($sp)
|
|
; MIPS1-PSX-NEXT: nop
|
|
; MIPS1-PSX-NEXT: andi $1, $1, 1
|
|
; MIPS1-PSX-NEXT: bnez $1, $BB1_2
|
|
; MIPS1-PSX-NEXT: mov.d $f0, $f12
|
|
; MIPS1-PSX-NEXT: # %bb.1: # %entry
|
|
; MIPS1-PSX-NEXT: mov.d $f0, $f14
|
|
; MIPS1-PSX-NEXT: $BB1_2: # %entry
|
|
; MIPS1-PSX-NEXT: jr $ra
|
|
; MIPS1-PSX-NEXT: nop
|
|
i1 signext %s) {
|
|
entry:
|
|
%r = select i1 %s, double %x, double %y
|
|
ret double %r
|
|
}
|
|
|
|
define double @tst_select_fcmp_olt_double(double %x, double %y) {
|
|
; M2-LABEL: tst_select_fcmp_olt_double:
|
|
; M2: # %bb.0: # %entry
|
|
; M2-NEXT: c.olt.d $f12, $f14
|
|
; M2-NEXT: nop
|
|
; M2-NEXT: bc1t $BB2_2
|
|
; M2-NEXT: mov.d $f0, $f12
|
|
; M2-NEXT: # %bb.1: # %entry
|
|
; M2-NEXT: mov.d $f0, $f14
|
|
; M2-NEXT: $BB2_2: # %entry
|
|
; M2-NEXT: jr $ra
|
|
; M2-NEXT: nop
|
|
;
|
|
; CMOV32R1-LABEL: tst_select_fcmp_olt_double:
|
|
; CMOV32R1: # %bb.0: # %entry
|
|
; CMOV32R1-NEXT: mov.d $f0, $f14
|
|
; CMOV32R1-NEXT: c.olt.d $f12, $f14
|
|
; CMOV32R1-NEXT: jr $ra
|
|
; CMOV32R1-NEXT: movt.d $f0, $f12, $fcc0
|
|
;
|
|
; CMOV32R2-LABEL: tst_select_fcmp_olt_double:
|
|
; CMOV32R2: # %bb.0: # %entry
|
|
; CMOV32R2-NEXT: mov.d $f0, $f14
|
|
; CMOV32R2-NEXT: c.olt.d $f12, $f14
|
|
; CMOV32R2-NEXT: jr $ra
|
|
; CMOV32R2-NEXT: movt.d $f0, $f12, $fcc0
|
|
;
|
|
; 32R6-LABEL: tst_select_fcmp_olt_double:
|
|
; 32R6: # %bb.0: # %entry
|
|
; 32R6-NEXT: cmp.lt.d $f0, $f12, $f14
|
|
; 32R6-NEXT: jr $ra
|
|
; 32R6-NEXT: sel.d $f0, $f14, $f12
|
|
;
|
|
; M3-LABEL: tst_select_fcmp_olt_double:
|
|
; M3: # %bb.0: # %entry
|
|
; M3-NEXT: c.olt.d $f12, $f13
|
|
; M3-NEXT: nop
|
|
; M3-NEXT: bc1t .LBB2_2
|
|
; M3-NEXT: mov.d $f0, $f12
|
|
; M3-NEXT: # %bb.1: # %entry
|
|
; M3-NEXT: mov.d $f0, $f13
|
|
; M3-NEXT: .LBB2_2: # %entry
|
|
; M3-NEXT: jr $ra
|
|
; M3-NEXT: nop
|
|
;
|
|
; CMOV64-LABEL: tst_select_fcmp_olt_double:
|
|
; CMOV64: # %bb.0: # %entry
|
|
; CMOV64-NEXT: mov.d $f0, $f13
|
|
; CMOV64-NEXT: c.olt.d $f12, $f13
|
|
; CMOV64-NEXT: jr $ra
|
|
; CMOV64-NEXT: movt.d $f0, $f12, $fcc0
|
|
;
|
|
; 64R6-LABEL: tst_select_fcmp_olt_double:
|
|
; 64R6: # %bb.0: # %entry
|
|
; 64R6-NEXT: cmp.lt.d $f0, $f12, $f13
|
|
; 64R6-NEXT: jr $ra
|
|
; 64R6-NEXT: sel.d $f0, $f13, $f12
|
|
;
|
|
; MM32R3-LABEL: tst_select_fcmp_olt_double:
|
|
; MM32R3: # %bb.0: # %entry
|
|
; MM32R3-NEXT: mov.d $f0, $f14 # <MCInst #[[#MCINST7]] FMOV_D32
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D7>>
|
|
; MM32R3-NEXT: c.olt.d $f12, $f14 # <MCInst #[[#MCINST9:]] FCMP_D32_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:D6>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D7>
|
|
; MM32R3-NEXT: # <MCOperand Imm:4>>
|
|
; MM32R3-NEXT: jr $ra # <MCInst #[[#MCINST5]] JR_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:RA>>
|
|
; MM32R3-NEXT: movt.d $f0, $f12, $fcc0 # <MCInst #[[#MCINST10:]] MOVT_D32_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D6>
|
|
; MM32R3-NEXT: # <MCOperand Reg:FCC0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>>
|
|
;
|
|
; MM32R6-LABEL: tst_select_fcmp_olt_double:
|
|
; MM32R6: # %bb.0: # %entry
|
|
; MM32R6-NEXT: cmp.lt.d $f0, $f12, $f14
|
|
; MM32R6-NEXT: sel.d $f0, $f14, $f12
|
|
; MM32R6-NEXT: jrc $ra
|
|
;
|
|
; MIPS1-PSX-LABEL: tst_select_fcmp_olt_double:
|
|
; MIPS1-PSX: # %bb.0: # %entry
|
|
; MIPS1-PSX-NEXT: c.olt.d $f12, $f14
|
|
; MIPS1-PSX-NEXT: nop
|
|
; MIPS1-PSX-NEXT: bc1t $BB2_2
|
|
; MIPS1-PSX-NEXT: mov.d $f0, $f12
|
|
; MIPS1-PSX-NEXT: # %bb.1: # %entry
|
|
; MIPS1-PSX-NEXT: mov.d $f0, $f14
|
|
; MIPS1-PSX-NEXT: $BB2_2: # %entry
|
|
; MIPS1-PSX-NEXT: jr $ra
|
|
; MIPS1-PSX-NEXT: nop
|
|
entry:
|
|
%s = fcmp olt double %x, %y
|
|
%r = select i1 %s, double %x, double %y
|
|
ret double %r
|
|
}
|
|
|
|
define double @tst_select_fcmp_ole_double(double %x, double %y) {
|
|
; M2-LABEL: tst_select_fcmp_ole_double:
|
|
; M2: # %bb.0: # %entry
|
|
; M2-NEXT: c.ole.d $f12, $f14
|
|
; M2-NEXT: nop
|
|
; M2-NEXT: bc1t $BB3_2
|
|
; M2-NEXT: mov.d $f0, $f12
|
|
; M2-NEXT: # %bb.1: # %entry
|
|
; M2-NEXT: mov.d $f0, $f14
|
|
; M2-NEXT: $BB3_2: # %entry
|
|
; M2-NEXT: jr $ra
|
|
; M2-NEXT: nop
|
|
;
|
|
; CMOV32R1-LABEL: tst_select_fcmp_ole_double:
|
|
; CMOV32R1: # %bb.0: # %entry
|
|
; CMOV32R1-NEXT: mov.d $f0, $f14
|
|
; CMOV32R1-NEXT: c.ole.d $f12, $f14
|
|
; CMOV32R1-NEXT: jr $ra
|
|
; CMOV32R1-NEXT: movt.d $f0, $f12, $fcc0
|
|
;
|
|
; CMOV32R2-LABEL: tst_select_fcmp_ole_double:
|
|
; CMOV32R2: # %bb.0: # %entry
|
|
; CMOV32R2-NEXT: mov.d $f0, $f14
|
|
; CMOV32R2-NEXT: c.ole.d $f12, $f14
|
|
; CMOV32R2-NEXT: jr $ra
|
|
; CMOV32R2-NEXT: movt.d $f0, $f12, $fcc0
|
|
;
|
|
; 32R6-LABEL: tst_select_fcmp_ole_double:
|
|
; 32R6: # %bb.0: # %entry
|
|
; 32R6-NEXT: cmp.le.d $f0, $f12, $f14
|
|
; 32R6-NEXT: jr $ra
|
|
; 32R6-NEXT: sel.d $f0, $f14, $f12
|
|
;
|
|
; M3-LABEL: tst_select_fcmp_ole_double:
|
|
; M3: # %bb.0: # %entry
|
|
; M3-NEXT: c.ole.d $f12, $f13
|
|
; M3-NEXT: nop
|
|
; M3-NEXT: bc1t .LBB3_2
|
|
; M3-NEXT: mov.d $f0, $f12
|
|
; M3-NEXT: # %bb.1: # %entry
|
|
; M3-NEXT: mov.d $f0, $f13
|
|
; M3-NEXT: .LBB3_2: # %entry
|
|
; M3-NEXT: jr $ra
|
|
; M3-NEXT: nop
|
|
;
|
|
; CMOV64-LABEL: tst_select_fcmp_ole_double:
|
|
; CMOV64: # %bb.0: # %entry
|
|
; CMOV64-NEXT: mov.d $f0, $f13
|
|
; CMOV64-NEXT: c.ole.d $f12, $f13
|
|
; CMOV64-NEXT: jr $ra
|
|
; CMOV64-NEXT: movt.d $f0, $f12, $fcc0
|
|
;
|
|
; 64R6-LABEL: tst_select_fcmp_ole_double:
|
|
; 64R6: # %bb.0: # %entry
|
|
; 64R6-NEXT: cmp.le.d $f0, $f12, $f13
|
|
; 64R6-NEXT: jr $ra
|
|
; 64R6-NEXT: sel.d $f0, $f13, $f12
|
|
;
|
|
; MM32R3-LABEL: tst_select_fcmp_ole_double:
|
|
; MM32R3: # %bb.0: # %entry
|
|
; MM32R3-NEXT: mov.d $f0, $f14 # <MCInst #[[#MCINST7]] FMOV_D32
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D7>>
|
|
; MM32R3-NEXT: c.ole.d $f12, $f14 # <MCInst #[[#MCINST9]] FCMP_D32_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:D6>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D7>
|
|
; MM32R3-NEXT: # <MCOperand Imm:6>>
|
|
; MM32R3-NEXT: jr $ra # <MCInst #[[#MCINST5]] JR_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:RA>>
|
|
; MM32R3-NEXT: movt.d $f0, $f12, $fcc0 # <MCInst #[[#MCINST10]] MOVT_D32_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D6>
|
|
; MM32R3-NEXT: # <MCOperand Reg:FCC0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>>
|
|
;
|
|
; MM32R6-LABEL: tst_select_fcmp_ole_double:
|
|
; MM32R6: # %bb.0: # %entry
|
|
; MM32R6-NEXT: cmp.le.d $f0, $f12, $f14
|
|
; MM32R6-NEXT: sel.d $f0, $f14, $f12
|
|
; MM32R6-NEXT: jrc $ra
|
|
;
|
|
; MIPS1-PSX-LABEL: tst_select_fcmp_ole_double:
|
|
; MIPS1-PSX: # %bb.0: # %entry
|
|
; MIPS1-PSX-NEXT: c.ole.d $f12, $f14
|
|
; MIPS1-PSX-NEXT: nop
|
|
; MIPS1-PSX-NEXT: bc1t $BB3_2
|
|
; MIPS1-PSX-NEXT: mov.d $f0, $f12
|
|
; MIPS1-PSX-NEXT: # %bb.1: # %entry
|
|
; MIPS1-PSX-NEXT: mov.d $f0, $f14
|
|
; MIPS1-PSX-NEXT: $BB3_2: # %entry
|
|
; MIPS1-PSX-NEXT: jr $ra
|
|
; MIPS1-PSX-NEXT: nop
|
|
entry:
|
|
%s = fcmp ole double %x, %y
|
|
%r = select i1 %s, double %x, double %y
|
|
ret double %r
|
|
}
|
|
|
|
define double @tst_select_fcmp_ogt_double(double %x, double %y) {
|
|
; M2-LABEL: tst_select_fcmp_ogt_double:
|
|
; M2: # %bb.0: # %entry
|
|
; M2-NEXT: c.ule.d $f12, $f14
|
|
; M2-NEXT: nop
|
|
; M2-NEXT: bc1f $BB4_2
|
|
; M2-NEXT: mov.d $f0, $f12
|
|
; M2-NEXT: # %bb.1: # %entry
|
|
; M2-NEXT: mov.d $f0, $f14
|
|
; M2-NEXT: $BB4_2: # %entry
|
|
; M2-NEXT: jr $ra
|
|
; M2-NEXT: nop
|
|
;
|
|
; CMOV32R1-LABEL: tst_select_fcmp_ogt_double:
|
|
; CMOV32R1: # %bb.0: # %entry
|
|
; CMOV32R1-NEXT: mov.d $f0, $f14
|
|
; CMOV32R1-NEXT: c.ule.d $f12, $f14
|
|
; CMOV32R1-NEXT: jr $ra
|
|
; CMOV32R1-NEXT: movf.d $f0, $f12, $fcc0
|
|
;
|
|
; CMOV32R2-LABEL: tst_select_fcmp_ogt_double:
|
|
; CMOV32R2: # %bb.0: # %entry
|
|
; CMOV32R2-NEXT: mov.d $f0, $f14
|
|
; CMOV32R2-NEXT: c.ule.d $f12, $f14
|
|
; CMOV32R2-NEXT: jr $ra
|
|
; CMOV32R2-NEXT: movf.d $f0, $f12, $fcc0
|
|
;
|
|
; 32R6-LABEL: tst_select_fcmp_ogt_double:
|
|
; 32R6: # %bb.0: # %entry
|
|
; 32R6-NEXT: cmp.lt.d $f0, $f14, $f12
|
|
; 32R6-NEXT: jr $ra
|
|
; 32R6-NEXT: sel.d $f0, $f14, $f12
|
|
;
|
|
; M3-LABEL: tst_select_fcmp_ogt_double:
|
|
; M3: # %bb.0: # %entry
|
|
; M3-NEXT: c.ule.d $f12, $f13
|
|
; M3-NEXT: nop
|
|
; M3-NEXT: bc1f .LBB4_2
|
|
; M3-NEXT: mov.d $f0, $f12
|
|
; M3-NEXT: # %bb.1: # %entry
|
|
; M3-NEXT: mov.d $f0, $f13
|
|
; M3-NEXT: .LBB4_2: # %entry
|
|
; M3-NEXT: jr $ra
|
|
; M3-NEXT: nop
|
|
;
|
|
; CMOV64-LABEL: tst_select_fcmp_ogt_double:
|
|
; CMOV64: # %bb.0: # %entry
|
|
; CMOV64-NEXT: mov.d $f0, $f13
|
|
; CMOV64-NEXT: c.ule.d $f12, $f13
|
|
; CMOV64-NEXT: jr $ra
|
|
; CMOV64-NEXT: movf.d $f0, $f12, $fcc0
|
|
;
|
|
; 64R6-LABEL: tst_select_fcmp_ogt_double:
|
|
; 64R6: # %bb.0: # %entry
|
|
; 64R6-NEXT: cmp.lt.d $f0, $f13, $f12
|
|
; 64R6-NEXT: jr $ra
|
|
; 64R6-NEXT: sel.d $f0, $f13, $f12
|
|
;
|
|
; MM32R3-LABEL: tst_select_fcmp_ogt_double:
|
|
; MM32R3: # %bb.0: # %entry
|
|
; MM32R3-NEXT: mov.d $f0, $f14 # <MCInst #[[#MCINST7]] FMOV_D32
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D7>>
|
|
; MM32R3-NEXT: c.ule.d $f12, $f14 # <MCInst #[[#MCINST9]] FCMP_D32_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:D6>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D7>
|
|
; MM32R3-NEXT: # <MCOperand Imm:23>>
|
|
; MM32R3-NEXT: jr $ra # <MCInst #[[#MCINST5]] JR_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:RA>>
|
|
; MM32R3-NEXT: movf.d $f0, $f12, $fcc0 # <MCInst #[[#MCINST11:]] MOVF_D32_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D6>
|
|
; MM32R3-NEXT: # <MCOperand Reg:FCC0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>>
|
|
;
|
|
; MM32R6-LABEL: tst_select_fcmp_ogt_double:
|
|
; MM32R6: # %bb.0: # %entry
|
|
; MM32R6-NEXT: cmp.lt.d $f0, $f14, $f12
|
|
; MM32R6-NEXT: sel.d $f0, $f14, $f12
|
|
; MM32R6-NEXT: jrc $ra
|
|
;
|
|
; MIPS1-PSX-LABEL: tst_select_fcmp_ogt_double:
|
|
; MIPS1-PSX: # %bb.0: # %entry
|
|
; MIPS1-PSX-NEXT: c.ule.d $f12, $f14
|
|
; MIPS1-PSX-NEXT: nop
|
|
; MIPS1-PSX-NEXT: bc1f $BB4_2
|
|
; MIPS1-PSX-NEXT: mov.d $f0, $f12
|
|
; MIPS1-PSX-NEXT: # %bb.1: # %entry
|
|
; MIPS1-PSX-NEXT: mov.d $f0, $f14
|
|
; MIPS1-PSX-NEXT: $BB4_2: # %entry
|
|
; MIPS1-PSX-NEXT: jr $ra
|
|
; MIPS1-PSX-NEXT: nop
|
|
entry:
|
|
%s = fcmp ogt double %x, %y
|
|
%r = select i1 %s, double %x, double %y
|
|
ret double %r
|
|
}
|
|
|
|
define double @tst_select_fcmp_oge_double(double %x, double %y) {
|
|
; M2-LABEL: tst_select_fcmp_oge_double:
|
|
; M2: # %bb.0: # %entry
|
|
; M2-NEXT: c.ult.d $f12, $f14
|
|
; M2-NEXT: nop
|
|
; M2-NEXT: bc1f $BB5_2
|
|
; M2-NEXT: mov.d $f0, $f12
|
|
; M2-NEXT: # %bb.1: # %entry
|
|
; M2-NEXT: mov.d $f0, $f14
|
|
; M2-NEXT: $BB5_2: # %entry
|
|
; M2-NEXT: jr $ra
|
|
; M2-NEXT: nop
|
|
;
|
|
; CMOV32R1-LABEL: tst_select_fcmp_oge_double:
|
|
; CMOV32R1: # %bb.0: # %entry
|
|
; CMOV32R1-NEXT: mov.d $f0, $f14
|
|
; CMOV32R1-NEXT: c.ult.d $f12, $f14
|
|
; CMOV32R1-NEXT: jr $ra
|
|
; CMOV32R1-NEXT: movf.d $f0, $f12, $fcc0
|
|
;
|
|
; CMOV32R2-LABEL: tst_select_fcmp_oge_double:
|
|
; CMOV32R2: # %bb.0: # %entry
|
|
; CMOV32R2-NEXT: mov.d $f0, $f14
|
|
; CMOV32R2-NEXT: c.ult.d $f12, $f14
|
|
; CMOV32R2-NEXT: jr $ra
|
|
; CMOV32R2-NEXT: movf.d $f0, $f12, $fcc0
|
|
;
|
|
; 32R6-LABEL: tst_select_fcmp_oge_double:
|
|
; 32R6: # %bb.0: # %entry
|
|
; 32R6-NEXT: cmp.le.d $f0, $f14, $f12
|
|
; 32R6-NEXT: jr $ra
|
|
; 32R6-NEXT: sel.d $f0, $f14, $f12
|
|
;
|
|
; M3-LABEL: tst_select_fcmp_oge_double:
|
|
; M3: # %bb.0: # %entry
|
|
; M3-NEXT: c.ult.d $f12, $f13
|
|
; M3-NEXT: nop
|
|
; M3-NEXT: bc1f .LBB5_2
|
|
; M3-NEXT: mov.d $f0, $f12
|
|
; M3-NEXT: # %bb.1: # %entry
|
|
; M3-NEXT: mov.d $f0, $f13
|
|
; M3-NEXT: .LBB5_2: # %entry
|
|
; M3-NEXT: jr $ra
|
|
; M3-NEXT: nop
|
|
;
|
|
; CMOV64-LABEL: tst_select_fcmp_oge_double:
|
|
; CMOV64: # %bb.0: # %entry
|
|
; CMOV64-NEXT: mov.d $f0, $f13
|
|
; CMOV64-NEXT: c.ult.d $f12, $f13
|
|
; CMOV64-NEXT: jr $ra
|
|
; CMOV64-NEXT: movf.d $f0, $f12, $fcc0
|
|
;
|
|
; 64R6-LABEL: tst_select_fcmp_oge_double:
|
|
; 64R6: # %bb.0: # %entry
|
|
; 64R6-NEXT: cmp.le.d $f0, $f13, $f12
|
|
; 64R6-NEXT: jr $ra
|
|
; 64R6-NEXT: sel.d $f0, $f13, $f12
|
|
;
|
|
; MM32R3-LABEL: tst_select_fcmp_oge_double:
|
|
; MM32R3: # %bb.0: # %entry
|
|
; MM32R3-NEXT: mov.d $f0, $f14 # <MCInst #[[#MCINST7]] FMOV_D32
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D7>>
|
|
; MM32R3-NEXT: c.ult.d $f12, $f14 # <MCInst #[[#MCINST9]] FCMP_D32_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:D6>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D7>
|
|
; MM32R3-NEXT: # <MCOperand Imm:21>>
|
|
; MM32R3-NEXT: jr $ra # <MCInst #[[#MCINST5]] JR_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:RA>>
|
|
; MM32R3-NEXT: movf.d $f0, $f12, $fcc0 # <MCInst #[[#MCINST11]] MOVF_D32_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D6>
|
|
; MM32R3-NEXT: # <MCOperand Reg:FCC0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>>
|
|
;
|
|
; MM32R6-LABEL: tst_select_fcmp_oge_double:
|
|
; MM32R6: # %bb.0: # %entry
|
|
; MM32R6-NEXT: cmp.le.d $f0, $f14, $f12
|
|
; MM32R6-NEXT: sel.d $f0, $f14, $f12
|
|
; MM32R6-NEXT: jrc $ra
|
|
;
|
|
; MIPS1-PSX-LABEL: tst_select_fcmp_oge_double:
|
|
; MIPS1-PSX: # %bb.0: # %entry
|
|
; MIPS1-PSX-NEXT: c.ult.d $f12, $f14
|
|
; MIPS1-PSX-NEXT: nop
|
|
; MIPS1-PSX-NEXT: bc1f $BB5_2
|
|
; MIPS1-PSX-NEXT: mov.d $f0, $f12
|
|
; MIPS1-PSX-NEXT: # %bb.1: # %entry
|
|
; MIPS1-PSX-NEXT: mov.d $f0, $f14
|
|
; MIPS1-PSX-NEXT: $BB5_2: # %entry
|
|
; MIPS1-PSX-NEXT: jr $ra
|
|
; MIPS1-PSX-NEXT: nop
|
|
entry:
|
|
%s = fcmp oge double %x, %y
|
|
%r = select i1 %s, double %x, double %y
|
|
ret double %r
|
|
}
|
|
|
|
define double @tst_select_fcmp_oeq_double(double %x, double %y) {
|
|
; M2-LABEL: tst_select_fcmp_oeq_double:
|
|
; M2: # %bb.0: # %entry
|
|
; M2-NEXT: c.eq.d $f12, $f14
|
|
; M2-NEXT: nop
|
|
; M2-NEXT: bc1t $BB6_2
|
|
; M2-NEXT: mov.d $f0, $f12
|
|
; M2-NEXT: # %bb.1: # %entry
|
|
; M2-NEXT: mov.d $f0, $f14
|
|
; M2-NEXT: $BB6_2: # %entry
|
|
; M2-NEXT: jr $ra
|
|
; M2-NEXT: nop
|
|
;
|
|
; CMOV32R1-LABEL: tst_select_fcmp_oeq_double:
|
|
; CMOV32R1: # %bb.0: # %entry
|
|
; CMOV32R1-NEXT: mov.d $f0, $f14
|
|
; CMOV32R1-NEXT: c.eq.d $f12, $f14
|
|
; CMOV32R1-NEXT: jr $ra
|
|
; CMOV32R1-NEXT: movt.d $f0, $f12, $fcc0
|
|
;
|
|
; CMOV32R2-LABEL: tst_select_fcmp_oeq_double:
|
|
; CMOV32R2: # %bb.0: # %entry
|
|
; CMOV32R2-NEXT: mov.d $f0, $f14
|
|
; CMOV32R2-NEXT: c.eq.d $f12, $f14
|
|
; CMOV32R2-NEXT: jr $ra
|
|
; CMOV32R2-NEXT: movt.d $f0, $f12, $fcc0
|
|
;
|
|
; 32R6-LABEL: tst_select_fcmp_oeq_double:
|
|
; 32R6: # %bb.0: # %entry
|
|
; 32R6-NEXT: cmp.eq.d $f0, $f12, $f14
|
|
; 32R6-NEXT: jr $ra
|
|
; 32R6-NEXT: sel.d $f0, $f14, $f12
|
|
;
|
|
; M3-LABEL: tst_select_fcmp_oeq_double:
|
|
; M3: # %bb.0: # %entry
|
|
; M3-NEXT: c.eq.d $f12, $f13
|
|
; M3-NEXT: nop
|
|
; M3-NEXT: bc1t .LBB6_2
|
|
; M3-NEXT: mov.d $f0, $f12
|
|
; M3-NEXT: # %bb.1: # %entry
|
|
; M3-NEXT: mov.d $f0, $f13
|
|
; M3-NEXT: .LBB6_2: # %entry
|
|
; M3-NEXT: jr $ra
|
|
; M3-NEXT: nop
|
|
;
|
|
; CMOV64-LABEL: tst_select_fcmp_oeq_double:
|
|
; CMOV64: # %bb.0: # %entry
|
|
; CMOV64-NEXT: mov.d $f0, $f13
|
|
; CMOV64-NEXT: c.eq.d $f12, $f13
|
|
; CMOV64-NEXT: jr $ra
|
|
; CMOV64-NEXT: movt.d $f0, $f12, $fcc0
|
|
;
|
|
; 64R6-LABEL: tst_select_fcmp_oeq_double:
|
|
; 64R6: # %bb.0: # %entry
|
|
; 64R6-NEXT: cmp.eq.d $f0, $f12, $f13
|
|
; 64R6-NEXT: jr $ra
|
|
; 64R6-NEXT: sel.d $f0, $f13, $f12
|
|
;
|
|
; MM32R3-LABEL: tst_select_fcmp_oeq_double:
|
|
; MM32R3: # %bb.0: # %entry
|
|
; MM32R3-NEXT: mov.d $f0, $f14 # <MCInst #[[#MCINST7]] FMOV_D32
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D7>>
|
|
; MM32R3-NEXT: c.eq.d $f12, $f14 # <MCInst #[[#MCINST9]] FCMP_D32_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:D6>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D7>
|
|
; MM32R3-NEXT: # <MCOperand Imm:2>>
|
|
; MM32R3-NEXT: jr $ra # <MCInst #[[#MCINST5]] JR_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:RA>>
|
|
; MM32R3-NEXT: movt.d $f0, $f12, $fcc0 # <MCInst #[[#MCINST10]] MOVT_D32_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D6>
|
|
; MM32R3-NEXT: # <MCOperand Reg:FCC0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>>
|
|
;
|
|
; MM32R6-LABEL: tst_select_fcmp_oeq_double:
|
|
; MM32R6: # %bb.0: # %entry
|
|
; MM32R6-NEXT: cmp.eq.d $f0, $f12, $f14
|
|
; MM32R6-NEXT: sel.d $f0, $f14, $f12
|
|
; MM32R6-NEXT: jrc $ra
|
|
;
|
|
; MIPS1-PSX-LABEL: tst_select_fcmp_oeq_double:
|
|
; MIPS1-PSX: # %bb.0: # %entry
|
|
; MIPS1-PSX-NEXT: c.eq.d $f12, $f14
|
|
; MIPS1-PSX-NEXT: nop
|
|
; MIPS1-PSX-NEXT: bc1t $BB6_2
|
|
; MIPS1-PSX-NEXT: mov.d $f0, $f12
|
|
; MIPS1-PSX-NEXT: # %bb.1: # %entry
|
|
; MIPS1-PSX-NEXT: mov.d $f0, $f14
|
|
; MIPS1-PSX-NEXT: $BB6_2: # %entry
|
|
; MIPS1-PSX-NEXT: jr $ra
|
|
; MIPS1-PSX-NEXT: nop
|
|
entry:
|
|
%s = fcmp oeq double %x, %y
|
|
%r = select i1 %s, double %x, double %y
|
|
ret double %r
|
|
}
|
|
|
|
define double @tst_select_fcmp_one_double(double %x, double %y) {
|
|
; M2-LABEL: tst_select_fcmp_one_double:
|
|
; M2: # %bb.0: # %entry
|
|
; M2-NEXT: c.ueq.d $f12, $f14
|
|
; M2-NEXT: nop
|
|
; M2-NEXT: bc1f $BB7_2
|
|
; M2-NEXT: mov.d $f0, $f12
|
|
; M2-NEXT: # %bb.1: # %entry
|
|
; M2-NEXT: mov.d $f0, $f14
|
|
; M2-NEXT: $BB7_2: # %entry
|
|
; M2-NEXT: jr $ra
|
|
; M2-NEXT: nop
|
|
;
|
|
; CMOV32R1-LABEL: tst_select_fcmp_one_double:
|
|
; CMOV32R1: # %bb.0: # %entry
|
|
; CMOV32R1-NEXT: mov.d $f0, $f14
|
|
; CMOV32R1-NEXT: c.ueq.d $f12, $f14
|
|
; CMOV32R1-NEXT: jr $ra
|
|
; CMOV32R1-NEXT: movf.d $f0, $f12, $fcc0
|
|
;
|
|
; CMOV32R2-LABEL: tst_select_fcmp_one_double:
|
|
; CMOV32R2: # %bb.0: # %entry
|
|
; CMOV32R2-NEXT: mov.d $f0, $f14
|
|
; CMOV32R2-NEXT: c.ueq.d $f12, $f14
|
|
; CMOV32R2-NEXT: jr $ra
|
|
; CMOV32R2-NEXT: movf.d $f0, $f12, $fcc0
|
|
;
|
|
; 32R6-LABEL: tst_select_fcmp_one_double:
|
|
; 32R6: # %bb.0: # %entry
|
|
; 32R6-NEXT: cmp.ueq.d $f0, $f12, $f14
|
|
; 32R6-NEXT: jr $ra
|
|
; 32R6-NEXT: sel.d $f0, $f12, $f14
|
|
;
|
|
; M3-LABEL: tst_select_fcmp_one_double:
|
|
; M3: # %bb.0: # %entry
|
|
; M3-NEXT: c.ueq.d $f12, $f13
|
|
; M3-NEXT: nop
|
|
; M3-NEXT: bc1f .LBB7_2
|
|
; M3-NEXT: mov.d $f0, $f12
|
|
; M3-NEXT: # %bb.1: # %entry
|
|
; M3-NEXT: mov.d $f0, $f13
|
|
; M3-NEXT: .LBB7_2: # %entry
|
|
; M3-NEXT: jr $ra
|
|
; M3-NEXT: nop
|
|
;
|
|
; CMOV64-LABEL: tst_select_fcmp_one_double:
|
|
; CMOV64: # %bb.0: # %entry
|
|
; CMOV64-NEXT: mov.d $f0, $f13
|
|
; CMOV64-NEXT: c.ueq.d $f12, $f13
|
|
; CMOV64-NEXT: jr $ra
|
|
; CMOV64-NEXT: movf.d $f0, $f12, $fcc0
|
|
;
|
|
; 64R6-LABEL: tst_select_fcmp_one_double:
|
|
; 64R6: # %bb.0: # %entry
|
|
; 64R6-NEXT: cmp.ueq.d $f0, $f12, $f13
|
|
; 64R6-NEXT: jr $ra
|
|
; 64R6-NEXT: sel.d $f0, $f12, $f13
|
|
;
|
|
; MM32R3-LABEL: tst_select_fcmp_one_double:
|
|
; MM32R3: # %bb.0: # %entry
|
|
; MM32R3-NEXT: mov.d $f0, $f14 # <MCInst #[[#MCINST7]] FMOV_D32
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D7>>
|
|
; MM32R3-NEXT: c.ueq.d $f12, $f14 # <MCInst #[[#MCINST9]] FCMP_D32_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:D6>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D7>
|
|
; MM32R3-NEXT: # <MCOperand Imm:19>>
|
|
; MM32R3-NEXT: jr $ra # <MCInst #[[#MCINST5]] JR_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:RA>>
|
|
; MM32R3-NEXT: movf.d $f0, $f12, $fcc0 # <MCInst #[[#MCINST11]] MOVF_D32_MM
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D6>
|
|
; MM32R3-NEXT: # <MCOperand Reg:FCC0>
|
|
; MM32R3-NEXT: # <MCOperand Reg:D0>>
|
|
;
|
|
; MM32R6-LABEL: tst_select_fcmp_one_double:
|
|
; MM32R6: # %bb.0: # %entry
|
|
; MM32R6-NEXT: cmp.ueq.d $f0, $f12, $f14
|
|
; MM32R6-NEXT: sel.d $f0, $f12, $f14
|
|
; MM32R6-NEXT: jrc $ra
|
|
;
|
|
; MIPS1-PSX-LABEL: tst_select_fcmp_one_double:
|
|
; MIPS1-PSX: # %bb.0: # %entry
|
|
; MIPS1-PSX-NEXT: c.ueq.d $f12, $f14
|
|
; MIPS1-PSX-NEXT: nop
|
|
; MIPS1-PSX-NEXT: bc1f $BB7_2
|
|
; MIPS1-PSX-NEXT: mov.d $f0, $f12
|
|
; MIPS1-PSX-NEXT: # %bb.1: # %entry
|
|
; MIPS1-PSX-NEXT: mov.d $f0, $f14
|
|
; MIPS1-PSX-NEXT: $BB7_2: # %entry
|
|
; MIPS1-PSX-NEXT: jr $ra
|
|
; MIPS1-PSX-NEXT: nop
|
|
entry:
|
|
%s = fcmp one double %x, %y
|
|
%r = select i1 %s, double %x, double %y
|
|
ret double %r
|
|
}
|