Files
TheRock/compiler/amd-llvm/llvm/test/CodeGen/PowerPC/aix-lower-arbitrary-sized-ints.ll
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

62 lines
2.0 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc --verify-machineinstrs -mtriple powerpc-ibm-aix-xcoff \
; RUN: -ppc-asm-full-reg-names -mcpu=pwr8 < %s | \
; RUN: FileCheck %s --check-prefixes=CHECK,CHECK32
; RUN: llc --verify-machineinstrs -mtriple powerpc64-ibm-aix-xcoff \
; RUN: -ppc-asm-full-reg-names -mcpu=pwr8 < %s | \
; RUN: FileCheck %s --check-prefixes=CHECK,CHECK64
define ptr @lower_args(ptr %_0, i32 %0, i32 %1, i32 %2, i32 %3, ptr %4, ptr %5, i64 %6, i24 %7) {
; CHECK-LABEL: lower_args:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: blr
entry:
ret ptr %_0
}
define i32 @lower_args_withops_zeroext(i32 %a, i32 %b, i32 %c, i32 %d, i32 %e, i32 %f, i32 %g, i32 %h, i24 %i) {
; CHECK32-LABEL: lower_args_withops_zeroext:
; CHECK32: # %bb.0: # %entry
; CHECK32-NEXT: lwz r3, 56(r1)
; CHECK32-NEXT: addi r3, r3, 255
; CHECK32-NEXT: clrlwi r3, r3, 8
; CHECK32-NEXT: blr
;
; CHECK64-LABEL: lower_args_withops_zeroext:
; CHECK64: # %bb.0: # %entry
; CHECK64-NEXT: lwz r3, 116(r1)
; CHECK64-NEXT: addi r3, r3, 255
; CHECK64-NEXT: clrldi r3, r3, 40
; CHECK64-NEXT: blr
entry:
%0 = add i24 %i, 255
%1 = zext i24 %0 to i32
ret i32 %1
}
define i32 @lower_args_withops_signext(i32 %a, i32 %b, i32 %c, i32 %d, i32 %e, i32 %f, i32 %g, i32 %h, i24 signext %i) {
; CHECK32-LABEL: lower_args_withops_signext:
; CHECK32: # %bb.0: # %entry
; CHECK32-NEXT: lwz r3, 56(r1)
; CHECK32-NEXT: slwi r3, r3, 8
; CHECK32-NEXT: srawi r3, r3, 8
; CHECK32-NEXT: slwi r3, r3, 8
; CHECK32-NEXT: addi r3, r3, 22272
; CHECK32-NEXT: srawi r3, r3, 8
; CHECK32-NEXT: blr
;
; CHECK64-LABEL: lower_args_withops_signext:
; CHECK64: # %bb.0: # %entry
; CHECK64-NEXT: lwz r3, 116(r1)
; CHECK64-NEXT: slwi r3, r3, 8
; CHECK64-NEXT: srawi r3, r3, 8
; CHECK64-NEXT: addi r3, r3, 87
; CHECK64-NEXT: sldi r3, r3, 40
; CHECK64-NEXT: sradi r3, r3, 40
; CHECK64-NEXT: blr
entry:
%0 = add i24 %i, 87
%1 = sext i24 %0 to i32
ret i32 %1
}