Files
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

288 lines
9.7 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: sed 's/iXLen/i32/g' %s | llc -mtriple=riscv32 -mattr=+zfh \
; RUN: -verify-machineinstrs -target-abi ilp32f | \
; RUN: FileCheck -check-prefixes=CHECKIZFH %s
; RUN: sed 's/iXLen/i64/g' %s | llc -mtriple=riscv64 -mattr=+zfh \
; RUN: -verify-machineinstrs -target-abi lp64f | \
; RUN: FileCheck -check-prefixes=CHECKIZFH %s
; RUN: sed 's/iXLen/i32/g' %s | llc -mtriple=riscv32 -mattr=+zhinx \
; RUN: -verify-machineinstrs -target-abi ilp32 | \
; RUN: FileCheck -check-prefixes=CHECKIZHINX %s
; RUN: sed 's/iXLen/i64/g' %s | llc -mtriple=riscv64 -mattr=+zhinx \
; RUN: -verify-machineinstrs -target-abi lp64 | \
; RUN: FileCheck -check-prefixes=CHECKIZHINX %s
; RUN: sed 's/iXLen/i32/g' %s | llc -mtriple=riscv32 -mattr=+zfhmin \
; RUN: -verify-machineinstrs -target-abi ilp32f | \
; RUN: FileCheck -check-prefixes=CHECKZFHMIN %s
; RUN: sed 's/iXLen/i64/g' %s | llc -mtriple=riscv64 -mattr=+zfhmin \
; RUN: -verify-machineinstrs -target-abi lp64f | \
; RUN: FileCheck -check-prefixes=CHECKZFHMIN %s
define half @fminimum_f16(half %a, half %b) nounwind {
; CHECKIZFH-LABEL: fminimum_f16:
; CHECKIZFH: # %bb.0:
; CHECKIZFH-NEXT: feq.h a0, fa0, fa0
; CHECKIZFH-NEXT: fmv.h fa5, fa1
; CHECKIZFH-NEXT: beqz a0, .LBB0_3
; CHECKIZFH-NEXT: # %bb.1:
; CHECKIZFH-NEXT: feq.h a0, fa1, fa1
; CHECKIZFH-NEXT: beqz a0, .LBB0_4
; CHECKIZFH-NEXT: .LBB0_2:
; CHECKIZFH-NEXT: fmin.h fa0, fa0, fa5
; CHECKIZFH-NEXT: ret
; CHECKIZFH-NEXT: .LBB0_3:
; CHECKIZFH-NEXT: fmv.h fa5, fa0
; CHECKIZFH-NEXT: feq.h a0, fa1, fa1
; CHECKIZFH-NEXT: bnez a0, .LBB0_2
; CHECKIZFH-NEXT: .LBB0_4:
; CHECKIZFH-NEXT: fmin.h fa0, fa1, fa5
; CHECKIZFH-NEXT: ret
;
; CHECKIZHINX-LABEL: fminimum_f16:
; CHECKIZHINX: # %bb.0:
; CHECKIZHINX-NEXT: feq.h a3, a0, a0
; CHECKIZHINX-NEXT: mv a2, a1
; CHECKIZHINX-NEXT: beqz a3, .LBB0_3
; CHECKIZHINX-NEXT: # %bb.1:
; CHECKIZHINX-NEXT: feq.h a3, a1, a1
; CHECKIZHINX-NEXT: beqz a3, .LBB0_4
; CHECKIZHINX-NEXT: .LBB0_2:
; CHECKIZHINX-NEXT: fmin.h a0, a0, a2
; CHECKIZHINX-NEXT: ret
; CHECKIZHINX-NEXT: .LBB0_3:
; CHECKIZHINX-NEXT: mv a2, a0
; CHECKIZHINX-NEXT: feq.h a3, a1, a1
; CHECKIZHINX-NEXT: bnez a3, .LBB0_2
; CHECKIZHINX-NEXT: .LBB0_4:
; CHECKIZHINX-NEXT: fmin.h a0, a1, a2
; CHECKIZHINX-NEXT: ret
;
; CHECKZFHMIN-LABEL: fminimum_f16:
; CHECKZFHMIN: # %bb.0:
; CHECKZFHMIN-NEXT: fcvt.s.h fa4, fa1
; CHECKZFHMIN-NEXT: fcvt.s.h fa5, fa0
; CHECKZFHMIN-NEXT: feq.s a0, fa5, fa5
; CHECKZFHMIN-NEXT: fmv.s fa3, fa4
; CHECKZFHMIN-NEXT: bnez a0, .LBB0_2
; CHECKZFHMIN-NEXT: # %bb.1:
; CHECKZFHMIN-NEXT: fmv.s fa3, fa5
; CHECKZFHMIN-NEXT: .LBB0_2:
; CHECKZFHMIN-NEXT: feq.s a0, fa4, fa4
; CHECKZFHMIN-NEXT: bnez a0, .LBB0_4
; CHECKZFHMIN-NEXT: # %bb.3:
; CHECKZFHMIN-NEXT: fmv.s fa5, fa4
; CHECKZFHMIN-NEXT: .LBB0_4:
; CHECKZFHMIN-NEXT: fmin.s fa5, fa5, fa3
; CHECKZFHMIN-NEXT: fcvt.h.s fa0, fa5
; CHECKZFHMIN-NEXT: ret
%1 = call half @llvm.minimum.f16(half %a, half %b)
ret half %1
}
define half @fmaximum_f16(half %a, half %b) nounwind {
; CHECKIZFH-LABEL: fmaximum_f16:
; CHECKIZFH: # %bb.0:
; CHECKIZFH-NEXT: feq.h a0, fa0, fa0
; CHECKIZFH-NEXT: fmv.h fa5, fa1
; CHECKIZFH-NEXT: beqz a0, .LBB1_3
; CHECKIZFH-NEXT: # %bb.1:
; CHECKIZFH-NEXT: feq.h a0, fa1, fa1
; CHECKIZFH-NEXT: beqz a0, .LBB1_4
; CHECKIZFH-NEXT: .LBB1_2:
; CHECKIZFH-NEXT: fmax.h fa0, fa0, fa5
; CHECKIZFH-NEXT: ret
; CHECKIZFH-NEXT: .LBB1_3:
; CHECKIZFH-NEXT: fmv.h fa5, fa0
; CHECKIZFH-NEXT: feq.h a0, fa1, fa1
; CHECKIZFH-NEXT: bnez a0, .LBB1_2
; CHECKIZFH-NEXT: .LBB1_4:
; CHECKIZFH-NEXT: fmax.h fa0, fa1, fa5
; CHECKIZFH-NEXT: ret
;
; CHECKIZHINX-LABEL: fmaximum_f16:
; CHECKIZHINX: # %bb.0:
; CHECKIZHINX-NEXT: feq.h a3, a0, a0
; CHECKIZHINX-NEXT: mv a2, a1
; CHECKIZHINX-NEXT: beqz a3, .LBB1_3
; CHECKIZHINX-NEXT: # %bb.1:
; CHECKIZHINX-NEXT: feq.h a3, a1, a1
; CHECKIZHINX-NEXT: beqz a3, .LBB1_4
; CHECKIZHINX-NEXT: .LBB1_2:
; CHECKIZHINX-NEXT: fmax.h a0, a0, a2
; CHECKIZHINX-NEXT: ret
; CHECKIZHINX-NEXT: .LBB1_3:
; CHECKIZHINX-NEXT: mv a2, a0
; CHECKIZHINX-NEXT: feq.h a3, a1, a1
; CHECKIZHINX-NEXT: bnez a3, .LBB1_2
; CHECKIZHINX-NEXT: .LBB1_4:
; CHECKIZHINX-NEXT: fmax.h a0, a1, a2
; CHECKIZHINX-NEXT: ret
;
; CHECKZFHMIN-LABEL: fmaximum_f16:
; CHECKZFHMIN: # %bb.0:
; CHECKZFHMIN-NEXT: fcvt.s.h fa4, fa1
; CHECKZFHMIN-NEXT: fcvt.s.h fa5, fa0
; CHECKZFHMIN-NEXT: feq.s a0, fa5, fa5
; CHECKZFHMIN-NEXT: fmv.s fa3, fa4
; CHECKZFHMIN-NEXT: bnez a0, .LBB1_2
; CHECKZFHMIN-NEXT: # %bb.1:
; CHECKZFHMIN-NEXT: fmv.s fa3, fa5
; CHECKZFHMIN-NEXT: .LBB1_2:
; CHECKZFHMIN-NEXT: feq.s a0, fa4, fa4
; CHECKZFHMIN-NEXT: bnez a0, .LBB1_4
; CHECKZFHMIN-NEXT: # %bb.3:
; CHECKZFHMIN-NEXT: fmv.s fa5, fa4
; CHECKZFHMIN-NEXT: .LBB1_4:
; CHECKZFHMIN-NEXT: fmax.s fa5, fa5, fa3
; CHECKZFHMIN-NEXT: fcvt.h.s fa0, fa5
; CHECKZFHMIN-NEXT: ret
%1 = call half @llvm.maximum.f16(half %a, half %b)
ret half %1
}
define half @fminimum_nnan_f16(half %a, half %b) nounwind {
; CHECKIZFH-LABEL: fminimum_nnan_f16:
; CHECKIZFH: # %bb.0:
; CHECKIZFH-NEXT: fmin.h fa0, fa0, fa1
; CHECKIZFH-NEXT: ret
;
; CHECKIZHINX-LABEL: fminimum_nnan_f16:
; CHECKIZHINX: # %bb.0:
; CHECKIZHINX-NEXT: fmin.h a0, a0, a1
; CHECKIZHINX-NEXT: ret
;
; CHECKZFHMIN-LABEL: fminimum_nnan_f16:
; CHECKZFHMIN: # %bb.0:
; CHECKZFHMIN-NEXT: fcvt.s.h fa5, fa1
; CHECKZFHMIN-NEXT: fcvt.s.h fa4, fa0
; CHECKZFHMIN-NEXT: fmin.s fa5, fa4, fa5
; CHECKZFHMIN-NEXT: fcvt.h.s fa0, fa5
; CHECKZFHMIN-NEXT: ret
%1 = call nnan half @llvm.minimum.f16(half %a, half %b)
ret half %1
}
define half @fmaximum_nnan_f16(half %a, half %b) nounwind {
; CHECKIZFH-LABEL: fmaximum_nnan_f16:
; CHECKIZFH: # %bb.0:
; CHECKIZFH-NEXT: fmax.h fa0, fa0, fa1
; CHECKIZFH-NEXT: ret
;
; CHECKIZHINX-LABEL: fmaximum_nnan_f16:
; CHECKIZHINX: # %bb.0:
; CHECKIZHINX-NEXT: fmax.h a0, a0, a1
; CHECKIZHINX-NEXT: ret
;
; CHECKZFHMIN-LABEL: fmaximum_nnan_f16:
; CHECKZFHMIN: # %bb.0:
; CHECKZFHMIN-NEXT: fcvt.s.h fa5, fa1
; CHECKZFHMIN-NEXT: fcvt.s.h fa4, fa0
; CHECKZFHMIN-NEXT: fmax.s fa5, fa4, fa5
; CHECKZFHMIN-NEXT: fcvt.h.s fa0, fa5
; CHECKZFHMIN-NEXT: ret
%1 = call nnan half @llvm.maximum.f16(half %a, half %b)
ret half %1
}
define half @fminimum_nnan_attr_f16(half %a, half %b) nounwind {
; CHECKIZFH-LABEL: fminimum_nnan_attr_f16:
; CHECKIZFH: # %bb.0:
; CHECKIZFH-NEXT: fmin.h fa0, fa0, fa1
; CHECKIZFH-NEXT: ret
;
; CHECKIZHINX-LABEL: fminimum_nnan_attr_f16:
; CHECKIZHINX: # %bb.0:
; CHECKIZHINX-NEXT: fmin.h a0, a0, a1
; CHECKIZHINX-NEXT: ret
;
; CHECKZFHMIN-LABEL: fminimum_nnan_attr_f16:
; CHECKZFHMIN: # %bb.0:
; CHECKZFHMIN-NEXT: fcvt.s.h fa5, fa1
; CHECKZFHMIN-NEXT: fcvt.s.h fa4, fa0
; CHECKZFHMIN-NEXT: fmin.s fa5, fa4, fa5
; CHECKZFHMIN-NEXT: fcvt.h.s fa0, fa5
; CHECKZFHMIN-NEXT: ret
%1 = call nnan half @llvm.minimum.f16(half %a, half %b)
ret half %1
}
define half @fminimum_nnan_op_f16(half %a, half %b) nounwind {
; CHECKIZFH-LABEL: fminimum_nnan_op_f16:
; CHECKIZFH: # %bb.0:
; CHECKIZFH-NEXT: feq.h a0, fa0, fa0
; CHECKIZFH-NEXT: bnez a0, .LBB5_2
; CHECKIZFH-NEXT: # %bb.1:
; CHECKIZFH-NEXT: fmin.h fa0, fa0, fa0
; CHECKIZFH-NEXT: ret
; CHECKIZFH-NEXT: .LBB5_2:
; CHECKIZFH-NEXT: fadd.h fa5, fa0, fa0
; CHECKIZFH-NEXT: fmin.h fa0, fa0, fa5
; CHECKIZFH-NEXT: ret
;
; CHECKIZHINX-LABEL: fminimum_nnan_op_f16:
; CHECKIZHINX: # %bb.0:
; CHECKIZHINX-NEXT: feq.h a1, a0, a0
; CHECKIZHINX-NEXT: bnez a1, .LBB5_2
; CHECKIZHINX-NEXT: # %bb.1:
; CHECKIZHINX-NEXT: fmin.h a0, a0, a0
; CHECKIZHINX-NEXT: ret
; CHECKIZHINX-NEXT: .LBB5_2:
; CHECKIZHINX-NEXT: fadd.h a1, a0, a0
; CHECKIZHINX-NEXT: fmin.h a0, a0, a1
; CHECKIZHINX-NEXT: ret
;
; CHECKZFHMIN-LABEL: fminimum_nnan_op_f16:
; CHECKZFHMIN: # %bb.0:
; CHECKZFHMIN-NEXT: fcvt.s.h fa5, fa0
; CHECKZFHMIN-NEXT: feq.s a0, fa5, fa5
; CHECKZFHMIN-NEXT: bnez a0, .LBB5_2
; CHECKZFHMIN-NEXT: # %bb.1:
; CHECKZFHMIN-NEXT: fmv.s fa4, fa5
; CHECKZFHMIN-NEXT: j .LBB5_3
; CHECKZFHMIN-NEXT: .LBB5_2:
; CHECKZFHMIN-NEXT: fadd.s fa4, fa5, fa5
; CHECKZFHMIN-NEXT: fcvt.h.s fa4, fa4
; CHECKZFHMIN-NEXT: fcvt.s.h fa4, fa4
; CHECKZFHMIN-NEXT: .LBB5_3:
; CHECKZFHMIN-NEXT: fmin.s fa5, fa5, fa4
; CHECKZFHMIN-NEXT: fcvt.h.s fa0, fa5
; CHECKZFHMIN-NEXT: ret
%c = fadd nnan half %a, %a
%1 = call half @llvm.minimum.f16(half %a, half %c)
ret half %1
}
define half @fmaximum_nnan_op_f16(half %a, half %b) nounwind {
; CHECKIZFH-LABEL: fmaximum_nnan_op_f16:
; CHECKIZFH: # %bb.0:
; CHECKIZFH-NEXT: fadd.h fa5, fa0, fa1
; CHECKIZFH-NEXT: fsub.h fa4, fa0, fa1
; CHECKIZFH-NEXT: fmax.h fa0, fa5, fa4
; CHECKIZFH-NEXT: ret
;
; CHECKIZHINX-LABEL: fmaximum_nnan_op_f16:
; CHECKIZHINX: # %bb.0:
; CHECKIZHINX-NEXT: fadd.h a2, a0, a1
; CHECKIZHINX-NEXT: fsub.h a0, a0, a1
; CHECKIZHINX-NEXT: fmax.h a0, a2, a0
; CHECKIZHINX-NEXT: ret
;
; CHECKZFHMIN-LABEL: fmaximum_nnan_op_f16:
; CHECKZFHMIN: # %bb.0:
; CHECKZFHMIN-NEXT: fcvt.s.h fa5, fa1
; CHECKZFHMIN-NEXT: fcvt.s.h fa4, fa0
; CHECKZFHMIN-NEXT: fadd.s fa3, fa4, fa5
; CHECKZFHMIN-NEXT: fsub.s fa5, fa4, fa5
; CHECKZFHMIN-NEXT: fcvt.h.s fa4, fa3
; CHECKZFHMIN-NEXT: fcvt.h.s fa5, fa5
; CHECKZFHMIN-NEXT: fcvt.s.h fa5, fa5
; CHECKZFHMIN-NEXT: fcvt.s.h fa4, fa4
; CHECKZFHMIN-NEXT: fmax.s fa5, fa4, fa5
; CHECKZFHMIN-NEXT: fcvt.h.s fa0, fa5
; CHECKZFHMIN-NEXT: ret
%c = fadd nnan half %a, %b
%d = fsub nnan half %a, %b
%1 = call half @llvm.maximum.f16(half %c, half %d)
ret half %1
}