derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
158 lines
5.8 KiB
LLVM
158 lines
5.8 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=riscv32 -mattr=zfh -verify-machineinstrs -no-integrated-as < %s \
|
|
; RUN: -target-abi=ilp32f | FileCheck -check-prefix=RV32ZFH %s
|
|
; RUN: llc -mtriple=riscv64 -mattr=zfh -verify-machineinstrs -no-integrated-as < %s \
|
|
; RUN: -target-abi=lp64f | FileCheck -check-prefix=RV64ZFH %s
|
|
; RUN: llc -mtriple=riscv32 -mattr=zfh,+d -verify-machineinstrs -no-integrated-as < %s \
|
|
; RUN: -target-abi=ilp32d | FileCheck -check-prefix=RV32DZFH %s
|
|
; RUN: llc -mtriple=riscv64 -mattr=zfh,+d -verify-machineinstrs -no-integrated-as < %s \
|
|
; RUN: -target-abi=lp64d | FileCheck -check-prefix=RV64DZFH %s
|
|
|
|
;; `.insn 0x4, 0x04000053 | (${0:N} << 7) | (${1:N} << 15) | (${2:N} << 20)` is
|
|
;; the raw encoding for `fadd.h`
|
|
|
|
@gh = external global half
|
|
|
|
define half @constraint_f_half(half %a) nounwind {
|
|
; RV32ZFH-LABEL: constraint_f_half:
|
|
; RV32ZFH: # %bb.0:
|
|
; RV32ZFH-NEXT: lui a0, %hi(gh)
|
|
; RV32ZFH-NEXT: flh fa5, %lo(gh)(a0)
|
|
; RV32ZFH-NEXT: #APP
|
|
; RV32ZFH-NEXT: .insn 0x4, 0x04000053 | (10 << 7) | (10 << 15) | (15 << 20)
|
|
; RV32ZFH-NEXT: #NO_APP
|
|
; RV32ZFH-NEXT: ret
|
|
;
|
|
; RV64ZFH-LABEL: constraint_f_half:
|
|
; RV64ZFH: # %bb.0:
|
|
; RV64ZFH-NEXT: lui a0, %hi(gh)
|
|
; RV64ZFH-NEXT: flh fa5, %lo(gh)(a0)
|
|
; RV64ZFH-NEXT: #APP
|
|
; RV64ZFH-NEXT: .insn 0x4, 0x04000053 | (10 << 7) | (10 << 15) | (15 << 20)
|
|
; RV64ZFH-NEXT: #NO_APP
|
|
; RV64ZFH-NEXT: ret
|
|
;
|
|
; RV32DZFH-LABEL: constraint_f_half:
|
|
; RV32DZFH: # %bb.0:
|
|
; RV32DZFH-NEXT: lui a0, %hi(gh)
|
|
; RV32DZFH-NEXT: flh fa5, %lo(gh)(a0)
|
|
; RV32DZFH-NEXT: #APP
|
|
; RV32DZFH-NEXT: .insn 0x4, 0x04000053 | (10 << 7) | (10 << 15) | (15 << 20)
|
|
; RV32DZFH-NEXT: #NO_APP
|
|
; RV32DZFH-NEXT: ret
|
|
;
|
|
; RV64DZFH-LABEL: constraint_f_half:
|
|
; RV64DZFH: # %bb.0:
|
|
; RV64DZFH-NEXT: lui a0, %hi(gh)
|
|
; RV64DZFH-NEXT: flh fa5, %lo(gh)(a0)
|
|
; RV64DZFH-NEXT: #APP
|
|
; RV64DZFH-NEXT: .insn 0x4, 0x04000053 | (10 << 7) | (10 << 15) | (15 << 20)
|
|
; RV64DZFH-NEXT: #NO_APP
|
|
; RV64DZFH-NEXT: ret
|
|
%1 = load half, ptr @gh
|
|
%2 = tail call half asm ".insn 0x4, 0x04000053 | (${0:N} << 7) | (${1:N} << 15) | (${2:N} << 20)", "=f,f,f"(half %a, half %1)
|
|
ret half %2
|
|
}
|
|
|
|
define half @constraint_cf_half(half %a) nounwind {
|
|
; RV32ZFH-LABEL: constraint_cf_half:
|
|
; RV32ZFH: # %bb.0:
|
|
; RV32ZFH-NEXT: lui a0, %hi(gh)
|
|
; RV32ZFH-NEXT: flh fa5, %lo(gh)(a0)
|
|
; RV32ZFH-NEXT: #APP
|
|
; RV32ZFH-NEXT: .insn 0x4, 0x04000053 | (10 << 7) | (10 << 15) | (15 << 20)
|
|
; RV32ZFH-NEXT: #NO_APP
|
|
; RV32ZFH-NEXT: ret
|
|
;
|
|
; RV64ZFH-LABEL: constraint_cf_half:
|
|
; RV64ZFH: # %bb.0:
|
|
; RV64ZFH-NEXT: lui a0, %hi(gh)
|
|
; RV64ZFH-NEXT: flh fa5, %lo(gh)(a0)
|
|
; RV64ZFH-NEXT: #APP
|
|
; RV64ZFH-NEXT: .insn 0x4, 0x04000053 | (10 << 7) | (10 << 15) | (15 << 20)
|
|
; RV64ZFH-NEXT: #NO_APP
|
|
; RV64ZFH-NEXT: ret
|
|
;
|
|
; RV32DZFH-LABEL: constraint_cf_half:
|
|
; RV32DZFH: # %bb.0:
|
|
; RV32DZFH-NEXT: lui a0, %hi(gh)
|
|
; RV32DZFH-NEXT: flh fa5, %lo(gh)(a0)
|
|
; RV32DZFH-NEXT: #APP
|
|
; RV32DZFH-NEXT: .insn 0x4, 0x04000053 | (10 << 7) | (10 << 15) | (15 << 20)
|
|
; RV32DZFH-NEXT: #NO_APP
|
|
; RV32DZFH-NEXT: ret
|
|
;
|
|
; RV64DZFH-LABEL: constraint_cf_half:
|
|
; RV64DZFH: # %bb.0:
|
|
; RV64DZFH-NEXT: lui a0, %hi(gh)
|
|
; RV64DZFH-NEXT: flh fa5, %lo(gh)(a0)
|
|
; RV64DZFH-NEXT: #APP
|
|
; RV64DZFH-NEXT: .insn 0x4, 0x04000053 | (10 << 7) | (10 << 15) | (15 << 20)
|
|
; RV64DZFH-NEXT: #NO_APP
|
|
; RV64DZFH-NEXT: ret
|
|
%1 = load half, ptr @gh
|
|
%2 = tail call half asm ".insn 0x4, 0x04000053 | (${0:N} << 7) | (${1:N} << 15) | (${2:N} << 20)", "=^cf,^cf,^cf"(half %a, half %1)
|
|
ret half %2
|
|
}
|
|
|
|
define half @constraint_f_half_abi_name(half %a) nounwind {
|
|
; RV32ZFH-LABEL: constraint_f_half_abi_name:
|
|
; RV32ZFH: # %bb.0:
|
|
; RV32ZFH-NEXT: addi sp, sp, -16
|
|
; RV32ZFH-NEXT: fsw fs0, 12(sp) # 4-byte Folded Spill
|
|
; RV32ZFH-NEXT: lui a0, %hi(gh)
|
|
; RV32ZFH-NEXT: flh fs0, %lo(gh)(a0)
|
|
; RV32ZFH-NEXT: #APP
|
|
; RV32ZFH-NEXT: .insn 0x4, 0x04000053 | (0 << 7) | (10 << 15) | (8 << 20)
|
|
; RV32ZFH-NEXT: #NO_APP
|
|
; RV32ZFH-NEXT: fmv.h fa0, ft0
|
|
; RV32ZFH-NEXT: flw fs0, 12(sp) # 4-byte Folded Reload
|
|
; RV32ZFH-NEXT: addi sp, sp, 16
|
|
; RV32ZFH-NEXT: ret
|
|
;
|
|
; RV64ZFH-LABEL: constraint_f_half_abi_name:
|
|
; RV64ZFH: # %bb.0:
|
|
; RV64ZFH-NEXT: addi sp, sp, -16
|
|
; RV64ZFH-NEXT: fsw fs0, 12(sp) # 4-byte Folded Spill
|
|
; RV64ZFH-NEXT: lui a0, %hi(gh)
|
|
; RV64ZFH-NEXT: flh fs0, %lo(gh)(a0)
|
|
; RV64ZFH-NEXT: #APP
|
|
; RV64ZFH-NEXT: .insn 0x4, 0x04000053 | (0 << 7) | (10 << 15) | (8 << 20)
|
|
; RV64ZFH-NEXT: #NO_APP
|
|
; RV64ZFH-NEXT: fmv.h fa0, ft0
|
|
; RV64ZFH-NEXT: flw fs0, 12(sp) # 4-byte Folded Reload
|
|
; RV64ZFH-NEXT: addi sp, sp, 16
|
|
; RV64ZFH-NEXT: ret
|
|
;
|
|
; RV32DZFH-LABEL: constraint_f_half_abi_name:
|
|
; RV32DZFH: # %bb.0:
|
|
; RV32DZFH-NEXT: addi sp, sp, -16
|
|
; RV32DZFH-NEXT: fsd fs0, 8(sp) # 8-byte Folded Spill
|
|
; RV32DZFH-NEXT: lui a0, %hi(gh)
|
|
; RV32DZFH-NEXT: flh fs0, %lo(gh)(a0)
|
|
; RV32DZFH-NEXT: #APP
|
|
; RV32DZFH-NEXT: .insn 0x4, 0x04000053 | (0 << 7) | (10 << 15) | (8 << 20)
|
|
; RV32DZFH-NEXT: #NO_APP
|
|
; RV32DZFH-NEXT: fmv.h fa0, ft0
|
|
; RV32DZFH-NEXT: fld fs0, 8(sp) # 8-byte Folded Reload
|
|
; RV32DZFH-NEXT: addi sp, sp, 16
|
|
; RV32DZFH-NEXT: ret
|
|
;
|
|
; RV64DZFH-LABEL: constraint_f_half_abi_name:
|
|
; RV64DZFH: # %bb.0:
|
|
; RV64DZFH-NEXT: addi sp, sp, -16
|
|
; RV64DZFH-NEXT: fsd fs0, 8(sp) # 8-byte Folded Spill
|
|
; RV64DZFH-NEXT: lui a0, %hi(gh)
|
|
; RV64DZFH-NEXT: flh fs0, %lo(gh)(a0)
|
|
; RV64DZFH-NEXT: #APP
|
|
; RV64DZFH-NEXT: .insn 0x4, 0x04000053 | (0 << 7) | (10 << 15) | (8 << 20)
|
|
; RV64DZFH-NEXT: #NO_APP
|
|
; RV64DZFH-NEXT: fmv.h fa0, ft0
|
|
; RV64DZFH-NEXT: fld fs0, 8(sp) # 8-byte Folded Reload
|
|
; RV64DZFH-NEXT: addi sp, sp, 16
|
|
; RV64DZFH-NEXT: ret
|
|
%1 = load half, ptr @gh
|
|
%2 = tail call half asm ".insn 0x4, 0x04000053 | (${0:N} << 7) | (${1:N} << 15) | (${2:N} << 20)", "={ft0},{fa0},{fs0}"(half %a, half %1)
|
|
ret half %2
|
|
}
|