derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
149 lines
7.0 KiB
LLVM
149 lines
7.0 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
; RUN: llc -mtriple=riscv64 -mattr=+d -verify-machineinstrs -mcpu=sifive-u74 \
|
|
; RUN: -O1 -riscv-enable-machine-combiner=true \
|
|
; RUN: -stop-after machine-combiner < %s | FileCheck %s
|
|
|
|
define double @test_reassoc_fadd1(double %a0, double %a1, double %a2, double %a3) {
|
|
; CHECK-LABEL: name: test_reassoc_fadd1
|
|
; CHECK: bb.0 (%ir-block.0):
|
|
; CHECK-NEXT: liveins: $f10_d, $f11_d, $f12_d, $f13_d
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr64 = COPY $f13_d
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr64 = COPY $f12_d
|
|
; CHECK-NEXT: [[COPY2:%[0-9]+]]:fpr64 = COPY $f11_d
|
|
; CHECK-NEXT: [[COPY3:%[0-9]+]]:fpr64 = COPY $f10_d
|
|
; CHECK-NEXT: [[FADD_D:%[0-9]+]]:fpr64 = nsz reassoc nofpexcept FADD_D [[COPY3]], [[COPY2]], 7, implicit $frm
|
|
; CHECK-NEXT: [[FADD_D1:%[0-9]+]]:fpr64 = nsz reassoc nofpexcept FADD_D [[COPY1]], [[COPY]], 7, implicit $frm
|
|
; CHECK-NEXT: [[FADD_D2:%[0-9]+]]:fpr64 = nsz reassoc nofpexcept FADD_D killed [[FADD_D]], killed [[FADD_D1]], 7, implicit $frm
|
|
; CHECK-NEXT: $f10_d = COPY [[FADD_D2]]
|
|
; CHECK-NEXT: PseudoRET implicit $f10_d
|
|
%t0 = fadd nsz reassoc double %a0, %a1
|
|
%t1 = fadd nsz reassoc double %t0, %a2
|
|
%t2 = fadd nsz reassoc double %t1, %a3
|
|
ret double %t2
|
|
}
|
|
|
|
define double @test_reassoc_fmul1(double %a0, double %a1, double %a2, double %a3) {
|
|
; CHECK-LABEL: name: test_reassoc_fmul1
|
|
; CHECK: bb.0 (%ir-block.0):
|
|
; CHECK-NEXT: liveins: $f10_d, $f11_d, $f12_d, $f13_d
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr64 = COPY $f13_d
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr64 = COPY $f12_d
|
|
; CHECK-NEXT: [[COPY2:%[0-9]+]]:fpr64 = COPY $f11_d
|
|
; CHECK-NEXT: [[COPY3:%[0-9]+]]:fpr64 = COPY $f10_d
|
|
; CHECK-NEXT: [[FMUL_D:%[0-9]+]]:fpr64 = nsz reassoc nofpexcept FMUL_D [[COPY3]], [[COPY2]], 7, implicit $frm
|
|
; CHECK-NEXT: [[FMUL_D1:%[0-9]+]]:fpr64 = nsz reassoc nofpexcept FMUL_D [[COPY1]], [[COPY]], 7, implicit $frm
|
|
; CHECK-NEXT: [[FMUL_D2:%[0-9]+]]:fpr64 = nsz reassoc nofpexcept FMUL_D killed [[FMUL_D]], killed [[FMUL_D1]], 7, implicit $frm
|
|
; CHECK-NEXT: $f10_d = COPY [[FMUL_D2]]
|
|
; CHECK-NEXT: PseudoRET implicit $f10_d
|
|
%t0 = fmul nsz reassoc double %a0, %a1
|
|
%t1 = fmul nsz reassoc double %t0, %a2
|
|
%t2 = fmul nsz reassoc double %t1, %a3
|
|
ret double %t2
|
|
}
|
|
|
|
; Verify flags intersection
|
|
define double @test_reassoc_flags1(double %a0, double %a1, double %a2, double %a3) {
|
|
; CHECK-LABEL: name: test_reassoc_flags1
|
|
; CHECK: bb.0 (%ir-block.0):
|
|
; CHECK-NEXT: liveins: $f10_d, $f11_d, $f12_d, $f13_d
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr64 = COPY $f13_d
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr64 = COPY $f12_d
|
|
; CHECK-NEXT: [[COPY2:%[0-9]+]]:fpr64 = COPY $f11_d
|
|
; CHECK-NEXT: [[COPY3:%[0-9]+]]:fpr64 = COPY $f10_d
|
|
; CHECK-NEXT: [[FADD_D:%[0-9]+]]:fpr64 = nsz reassoc nofpexcept FADD_D [[COPY3]], [[COPY2]], 7, implicit $frm
|
|
; CHECK-NEXT: [[FADD_D1:%[0-9]+]]:fpr64 = nsz reassoc nofpexcept FADD_D [[COPY1]], [[COPY]], 7, implicit $frm
|
|
; CHECK-NEXT: [[FADD_D2:%[0-9]+]]:fpr64 = nsz reassoc nofpexcept FADD_D killed [[FADD_D]], killed [[FADD_D1]], 7, implicit $frm
|
|
; CHECK-NEXT: $f10_d = COPY [[FADD_D2]]
|
|
; CHECK-NEXT: PseudoRET implicit $f10_d
|
|
%t0 = fadd nsz reassoc double %a0, %a1
|
|
%t1 = fadd contract nsz reassoc double %t0, %a2
|
|
%t2 = fadd nsz reassoc double %t1, %a3
|
|
ret double %t2
|
|
}
|
|
|
|
; Verify flags intersection
|
|
define double @test_reassoc_flags2(double %a0, double %a1, double %a2, double %a3) {
|
|
; CHECK-LABEL: name: test_reassoc_flags2
|
|
; CHECK: bb.0 (%ir-block.0):
|
|
; CHECK-NEXT: liveins: $f10_d, $f11_d, $f12_d, $f13_d
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr64 = COPY $f13_d
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr64 = COPY $f12_d
|
|
; CHECK-NEXT: [[COPY2:%[0-9]+]]:fpr64 = COPY $f11_d
|
|
; CHECK-NEXT: [[COPY3:%[0-9]+]]:fpr64 = COPY $f10_d
|
|
; CHECK-NEXT: [[FADD_D:%[0-9]+]]:fpr64 = nsz reassoc nofpexcept FADD_D [[COPY3]], [[COPY2]], 7, implicit $frm
|
|
; CHECK-NEXT: [[FADD_D1:%[0-9]+]]:fpr64 = nsz contract reassoc nofpexcept FADD_D [[COPY1]], [[COPY]], 7, implicit $frm
|
|
; CHECK-NEXT: [[FADD_D2:%[0-9]+]]:fpr64 = nsz contract reassoc nofpexcept FADD_D killed [[FADD_D]], killed [[FADD_D1]], 7, implicit $frm
|
|
; CHECK-NEXT: $f10_d = COPY [[FADD_D2]]
|
|
; CHECK-NEXT: PseudoRET implicit $f10_d
|
|
%t0 = fadd nsz reassoc double %a0, %a1
|
|
%t1 = fadd contract nsz reassoc double %t0, %a2
|
|
%t2 = fadd contract nsz reassoc double %t1, %a3
|
|
ret double %t2
|
|
}
|
|
|
|
; Verify FRM
|
|
define double @test_fmadd(double %a0, double %a1, double %a2) {
|
|
; CHECK-LABEL: name: test_fmadd
|
|
; CHECK: bb.0 (%ir-block.0):
|
|
; CHECK-NEXT: liveins: $f10_d, $f11_d, $f12_d
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr64 = COPY $f12_d
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr64 = COPY $f11_d
|
|
; CHECK-NEXT: [[COPY2:%[0-9]+]]:fpr64 = COPY $f10_d
|
|
; CHECK-NEXT: [[FMUL_D:%[0-9]+]]:fpr64 = contract nofpexcept FMUL_D [[COPY2]], [[COPY1]], 7, implicit $frm
|
|
; CHECK-NEXT: [[FMADD_D:%[0-9]+]]:fpr64 = contract nofpexcept FMADD_D [[COPY2]], [[COPY1]], [[COPY]], 7, implicit $frm
|
|
; CHECK-NEXT: [[FDIV_D:%[0-9]+]]:fpr64 = nofpexcept FDIV_D killed [[FMADD_D]], [[FMUL_D]], 7, implicit $frm
|
|
; CHECK-NEXT: $f10_d = COPY [[FDIV_D]]
|
|
; CHECK-NEXT: PseudoRET implicit $f10_d
|
|
%t0 = fmul contract double %a0, %a1
|
|
%t1 = fadd contract double %t0, %a2
|
|
%t2 = fdiv double %t1, %t0
|
|
ret double %t2
|
|
}
|
|
|
|
|
|
define i64 @test_or_flags(i64 %a0, i64 %a1, i64 %a2, i64 %a3) {
|
|
; CHECK-LABEL: name: test_or_flags
|
|
; CHECK: bb.0 (%ir-block.0):
|
|
; CHECK-NEXT: liveins: $x10, $x11, $x12, $x13
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr = COPY $x13
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr = COPY $x12
|
|
; CHECK-NEXT: [[COPY2:%[0-9]+]]:gpr = COPY $x11
|
|
; CHECK-NEXT: [[COPY3:%[0-9]+]]:gpr = COPY $x10
|
|
; CHECK-NEXT: [[OR:%[0-9]+]]:gpr = OR [[COPY3]], [[COPY2]]
|
|
; CHECK-NEXT: [[OR1:%[0-9]+]]:gpr = OR [[COPY1]], [[COPY]]
|
|
; CHECK-NEXT: [[OR2:%[0-9]+]]:gpr = OR killed [[OR]], killed [[OR1]]
|
|
; CHECK-NEXT: $x10 = COPY [[OR2]]
|
|
; CHECK-NEXT: PseudoRET implicit $x10
|
|
%t0 = or i64 %a0, %a1
|
|
%t1 = or disjoint i64 %t0, %a2
|
|
%t2 = or disjoint i64 %t1, %a3
|
|
ret i64 %t2
|
|
}
|
|
|
|
define i64 @test_add_flags(i64 %a0, i64 %a1, i64 %a2, i64 %a3) {
|
|
; CHECK-LABEL: name: test_add_flags
|
|
; CHECK: bb.0 (%ir-block.0):
|
|
; CHECK-NEXT: liveins: $x10, $x11, $x12, $x13
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr = COPY $x13
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr = COPY $x12
|
|
; CHECK-NEXT: [[COPY2:%[0-9]+]]:gpr = COPY $x11
|
|
; CHECK-NEXT: [[COPY3:%[0-9]+]]:gpr = COPY $x10
|
|
; CHECK-NEXT: [[ADD:%[0-9]+]]:gpr = ADD [[COPY3]], [[COPY2]]
|
|
; CHECK-NEXT: [[ADD1:%[0-9]+]]:gpr = ADD [[COPY1]], [[COPY]]
|
|
; CHECK-NEXT: [[ADD2:%[0-9]+]]:gpr = ADD killed [[ADD]], killed [[ADD1]]
|
|
; CHECK-NEXT: $x10 = COPY [[ADD2]]
|
|
; CHECK-NEXT: PseudoRET implicit $x10
|
|
%t0 = add i64 %a0, %a1
|
|
%t1 = add nsw i64 %t0, %a2
|
|
%t2 = add nuw i64 %t1, %a3
|
|
ret i64 %t2
|
|
}
|
|
|