derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
1328 lines
45 KiB
LLVM
1328 lines
45 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=riscv32 -mattr=+d,+zfh,+zfbfmin,+zvfh,+zvfbfmin,+v -target-abi=ilp32d \
|
|
; RUN: -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,ZVFH
|
|
; RUN: llc -mtriple=riscv64 -mattr=+d,+zfh,+zfbfmin,+zvfh,+zvfbfmin,+v -target-abi=lp64d \
|
|
; RUN: -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,ZVFH
|
|
; RUN: llc -mtriple=riscv32 -mattr=+d,+zfh,+zfbfmin,+zvfhmin,+zvfbfmin,+v -target-abi=ilp32d \
|
|
; RUN: -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,ZVFHMIN
|
|
; RUN: llc -mtriple=riscv64 -mattr=+d,+zfh,+zfbfmin,+zvfhmin,+zvfbfmin,+v -target-abi=lp64d \
|
|
; RUN: -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,ZVFHMIN
|
|
; RUN: llc -mtriple=riscv32 -mattr=+d,+zfh,+zvfhmin,+experimental-zvfbfa,+v -target-abi=ilp32d \
|
|
; RUN: -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,ZVFBFA
|
|
; RUN: llc -mtriple=riscv64 -mattr=+d,+zfh,+zvfhmin,+experimental-zvfbfa,+v -target-abi=lp64d \
|
|
; RUN: -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,ZVFBFA
|
|
|
|
define <vscale x 1 x bfloat> @insertelt_nxv1bf16_0(<vscale x 1 x bfloat> %v, bfloat %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv1bf16_0:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: fmv.x.h a0, fa0
|
|
; ZVFH-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vmv.s.x v8, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv1bf16_0:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v8, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv1bf16_0:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: vsetvli a0, zero, e16alt, m1, tu, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v8, fa0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 1 x bfloat> %v, bfloat %elt, i32 0
|
|
ret <vscale x 1 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 1 x bfloat> @insertelt_nxv1bf16_imm(<vscale x 1 x bfloat> %v, bfloat %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv1bf16_imm:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: fmv.x.h a0, fa0
|
|
; ZVFH-NEXT: vsetivli zero, 4, e16, mf4, tu, ma
|
|
; ZVFH-NEXT: vmv.s.x v9, a0
|
|
; ZVFH-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv1bf16_imm:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetivli zero, 4, e16, mf4, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v9, a0
|
|
; ZVFHMIN-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv1bf16_imm:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: vsetivli zero, 4, e16alt, mf4, tu, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v9, fa0
|
|
; ZVFBFA-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 1 x bfloat> %v, bfloat %elt, i32 3
|
|
ret <vscale x 1 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 1 x bfloat> @insertelt_nxv1bf16_idx(<vscale x 1 x bfloat> %v, bfloat %elt, i32 zeroext %idx) {
|
|
; ZVFH-LABEL: insertelt_nxv1bf16_idx:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: addi a1, a0, 1
|
|
; ZVFH-NEXT: fmv.x.h a2, fa0
|
|
; ZVFH-NEXT: vsetvli a3, zero, e16, m1, ta, ma
|
|
; ZVFH-NEXT: vmv.s.x v9, a2
|
|
; ZVFH-NEXT: vsetvli zero, a1, e16, mf4, tu, ma
|
|
; ZVFH-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv1bf16_idx:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: addi a1, a0, 1
|
|
; ZVFHMIN-NEXT: fmv.x.h a2, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a3, zero, e16, m1, ta, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v9, a2
|
|
; ZVFHMIN-NEXT: vsetvli zero, a1, e16, mf4, tu, ma
|
|
; ZVFHMIN-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv1bf16_idx:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: addi a1, a0, 1
|
|
; ZVFBFA-NEXT: vsetvli a2, zero, e16alt, m1, ta, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v9, fa0
|
|
; ZVFBFA-NEXT: vsetvli zero, a1, e16alt, mf4, tu, ma
|
|
; ZVFBFA-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 1 x bfloat> %v, bfloat %elt, i32 %idx
|
|
ret <vscale x 1 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 2 x bfloat> @insertelt_nxv2bf16_0(<vscale x 2 x bfloat> %v, bfloat %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv2bf16_0:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: fmv.x.h a0, fa0
|
|
; ZVFH-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vmv.s.x v8, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv2bf16_0:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v8, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv2bf16_0:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: vsetvli a0, zero, e16alt, m1, tu, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v8, fa0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 2 x bfloat> %v, bfloat %elt, i32 0
|
|
ret <vscale x 2 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 2 x bfloat> @insertelt_nxv2bf16_imm(<vscale x 2 x bfloat> %v, bfloat %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv2bf16_imm:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: fmv.x.h a0, fa0
|
|
; ZVFH-NEXT: vsetivli zero, 4, e16, mf2, tu, ma
|
|
; ZVFH-NEXT: vmv.s.x v9, a0
|
|
; ZVFH-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv2bf16_imm:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetivli zero, 4, e16, mf2, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v9, a0
|
|
; ZVFHMIN-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv2bf16_imm:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: vsetivli zero, 4, e16alt, mf2, tu, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v9, fa0
|
|
; ZVFBFA-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 2 x bfloat> %v, bfloat %elt, i32 3
|
|
ret <vscale x 2 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 2 x bfloat> @insertelt_nxv2bf16_idx(<vscale x 2 x bfloat> %v, bfloat %elt, i32 zeroext %idx) {
|
|
; ZVFH-LABEL: insertelt_nxv2bf16_idx:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: addi a1, a0, 1
|
|
; ZVFH-NEXT: fmv.x.h a2, fa0
|
|
; ZVFH-NEXT: vsetvli a3, zero, e16, m1, ta, ma
|
|
; ZVFH-NEXT: vmv.s.x v9, a2
|
|
; ZVFH-NEXT: vsetvli zero, a1, e16, mf2, tu, ma
|
|
; ZVFH-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv2bf16_idx:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: addi a1, a0, 1
|
|
; ZVFHMIN-NEXT: fmv.x.h a2, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a3, zero, e16, m1, ta, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v9, a2
|
|
; ZVFHMIN-NEXT: vsetvli zero, a1, e16, mf2, tu, ma
|
|
; ZVFHMIN-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv2bf16_idx:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: addi a1, a0, 1
|
|
; ZVFBFA-NEXT: vsetvli a2, zero, e16alt, m1, ta, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v9, fa0
|
|
; ZVFBFA-NEXT: vsetvli zero, a1, e16alt, mf2, tu, ma
|
|
; ZVFBFA-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 2 x bfloat> %v, bfloat %elt, i32 %idx
|
|
ret <vscale x 2 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 4 x bfloat> @insertelt_nxv4bf16_0(<vscale x 4 x bfloat> %v, bfloat %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv4bf16_0:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: fmv.x.h a0, fa0
|
|
; ZVFH-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vmv.s.x v8, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv4bf16_0:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v8, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv4bf16_0:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: vsetvli a0, zero, e16alt, m1, tu, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v8, fa0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 4 x bfloat> %v, bfloat %elt, i32 0
|
|
ret <vscale x 4 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 4 x bfloat> @insertelt_nxv4bf16_imm(<vscale x 4 x bfloat> %v, bfloat %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv4bf16_imm:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: fmv.x.h a0, fa0
|
|
; ZVFH-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vmv.s.x v9, a0
|
|
; ZVFH-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv4bf16_imm:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v9, a0
|
|
; ZVFHMIN-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv4bf16_imm:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: vsetivli zero, 4, e16alt, m1, tu, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v9, fa0
|
|
; ZVFBFA-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 4 x bfloat> %v, bfloat %elt, i32 3
|
|
ret <vscale x 4 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 4 x bfloat> @insertelt_nxv4bf16_idx(<vscale x 4 x bfloat> %v, bfloat %elt, i32 zeroext %idx) {
|
|
; ZVFH-LABEL: insertelt_nxv4bf16_idx:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: addi a1, a0, 1
|
|
; ZVFH-NEXT: fmv.x.h a2, fa0
|
|
; ZVFH-NEXT: vsetvli a3, zero, e16, m1, ta, ma
|
|
; ZVFH-NEXT: vmv.s.x v9, a2
|
|
; ZVFH-NEXT: vsetvli zero, a1, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv4bf16_idx:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: addi a1, a0, 1
|
|
; ZVFHMIN-NEXT: fmv.x.h a2, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a3, zero, e16, m1, ta, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v9, a2
|
|
; ZVFHMIN-NEXT: vsetvli zero, a1, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv4bf16_idx:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: addi a1, a0, 1
|
|
; ZVFBFA-NEXT: vsetvli a2, zero, e16alt, m1, ta, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v9, fa0
|
|
; ZVFBFA-NEXT: vsetvli zero, a1, e16alt, m1, tu, ma
|
|
; ZVFBFA-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 4 x bfloat> %v, bfloat %elt, i32 %idx
|
|
ret <vscale x 4 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 8 x bfloat> @insertelt_nxv8bf16_0(<vscale x 8 x bfloat> %v, bfloat %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv8bf16_0:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: fmv.x.h a0, fa0
|
|
; ZVFH-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vmv.s.x v8, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv8bf16_0:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v8, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv8bf16_0:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: vsetvli a0, zero, e16alt, m1, tu, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v8, fa0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 8 x bfloat> %v, bfloat %elt, i32 0
|
|
ret <vscale x 8 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 8 x bfloat> @insertelt_nxv8bf16_imm(<vscale x 8 x bfloat> %v, bfloat %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv8bf16_imm:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: fmv.x.h a0, fa0
|
|
; ZVFH-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vmv.s.x v10, a0
|
|
; ZVFH-NEXT: vslideup.vi v8, v10, 3
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv8bf16_imm:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v10, a0
|
|
; ZVFHMIN-NEXT: vslideup.vi v8, v10, 3
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv8bf16_imm:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: vsetivli zero, 4, e16alt, m1, tu, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v10, fa0
|
|
; ZVFBFA-NEXT: vslideup.vi v8, v10, 3
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 8 x bfloat> %v, bfloat %elt, i32 3
|
|
ret <vscale x 8 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 8 x bfloat> @insertelt_nxv8bf16_idx(<vscale x 8 x bfloat> %v, bfloat %elt, i32 zeroext %idx) {
|
|
; ZVFH-LABEL: insertelt_nxv8bf16_idx:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: fmv.x.h a1, fa0
|
|
; ZVFH-NEXT: vsetvli a2, zero, e16, m1, ta, ma
|
|
; ZVFH-NEXT: vmv.s.x v10, a1
|
|
; ZVFH-NEXT: addi a1, a0, 1
|
|
; ZVFH-NEXT: vsetvli zero, a1, e16, m2, tu, ma
|
|
; ZVFH-NEXT: vslideup.vx v8, v10, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv8bf16_idx:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a1, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a2, zero, e16, m1, ta, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v10, a1
|
|
; ZVFHMIN-NEXT: addi a1, a0, 1
|
|
; ZVFHMIN-NEXT: vsetvli zero, a1, e16, m2, tu, ma
|
|
; ZVFHMIN-NEXT: vslideup.vx v8, v10, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv8bf16_idx:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: vsetvli a1, zero, e16alt, m1, ta, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v10, fa0
|
|
; ZVFBFA-NEXT: addi a1, a0, 1
|
|
; ZVFBFA-NEXT: vsetvli zero, a1, e16alt, m2, tu, ma
|
|
; ZVFBFA-NEXT: vslideup.vx v8, v10, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 8 x bfloat> %v, bfloat %elt, i32 %idx
|
|
ret <vscale x 8 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 16 x bfloat> @insertelt_nxv16bf16_0(<vscale x 16 x bfloat> %v, bfloat %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv16bf16_0:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: fmv.x.h a0, fa0
|
|
; ZVFH-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vmv.s.x v8, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv16bf16_0:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v8, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv16bf16_0:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: vsetvli a0, zero, e16alt, m1, tu, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v8, fa0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 16 x bfloat> %v, bfloat %elt, i32 0
|
|
ret <vscale x 16 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 16 x bfloat> @insertelt_nxv16bf16_imm(<vscale x 16 x bfloat> %v, bfloat %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv16bf16_imm:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: fmv.x.h a0, fa0
|
|
; ZVFH-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vmv.s.x v12, a0
|
|
; ZVFH-NEXT: vslideup.vi v8, v12, 3
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv16bf16_imm:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v12, a0
|
|
; ZVFHMIN-NEXT: vslideup.vi v8, v12, 3
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv16bf16_imm:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: vsetivli zero, 4, e16alt, m1, tu, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v12, fa0
|
|
; ZVFBFA-NEXT: vslideup.vi v8, v12, 3
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 16 x bfloat> %v, bfloat %elt, i32 3
|
|
ret <vscale x 16 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 16 x bfloat> @insertelt_nxv16bf16_idx(<vscale x 16 x bfloat> %v, bfloat %elt, i32 zeroext %idx) {
|
|
; ZVFH-LABEL: insertelt_nxv16bf16_idx:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: fmv.x.h a1, fa0
|
|
; ZVFH-NEXT: vsetvli a2, zero, e16, m1, ta, ma
|
|
; ZVFH-NEXT: vmv.s.x v12, a1
|
|
; ZVFH-NEXT: addi a1, a0, 1
|
|
; ZVFH-NEXT: vsetvli zero, a1, e16, m4, tu, ma
|
|
; ZVFH-NEXT: vslideup.vx v8, v12, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv16bf16_idx:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a1, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a2, zero, e16, m1, ta, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v12, a1
|
|
; ZVFHMIN-NEXT: addi a1, a0, 1
|
|
; ZVFHMIN-NEXT: vsetvli zero, a1, e16, m4, tu, ma
|
|
; ZVFHMIN-NEXT: vslideup.vx v8, v12, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv16bf16_idx:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: vsetvli a1, zero, e16alt, m1, ta, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v12, fa0
|
|
; ZVFBFA-NEXT: addi a1, a0, 1
|
|
; ZVFBFA-NEXT: vsetvli zero, a1, e16alt, m4, tu, ma
|
|
; ZVFBFA-NEXT: vslideup.vx v8, v12, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 16 x bfloat> %v, bfloat %elt, i32 %idx
|
|
ret <vscale x 16 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 32 x bfloat> @insertelt_nxv32bf16_0(<vscale x 32 x bfloat> %v, bfloat %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv32bf16_0:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: fmv.x.h a0, fa0
|
|
; ZVFH-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vmv.s.x v8, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv32bf16_0:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v8, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv32bf16_0:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: vsetvli a0, zero, e16alt, m1, tu, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v8, fa0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 32 x bfloat> %v, bfloat %elt, i32 0
|
|
ret <vscale x 32 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 32 x bfloat> @insertelt_nxv32bf16_imm(<vscale x 32 x bfloat> %v, bfloat %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv32bf16_imm:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: fmv.x.h a0, fa0
|
|
; ZVFH-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vmv.s.x v16, a0
|
|
; ZVFH-NEXT: vslideup.vi v8, v16, 3
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv32bf16_imm:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v16, a0
|
|
; ZVFHMIN-NEXT: vslideup.vi v8, v16, 3
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv32bf16_imm:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: vsetivli zero, 4, e16alt, m1, tu, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v16, fa0
|
|
; ZVFBFA-NEXT: vslideup.vi v8, v16, 3
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 32 x bfloat> %v, bfloat %elt, i32 3
|
|
ret <vscale x 32 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 32 x bfloat> @insertelt_nxv32bf16_idx(<vscale x 32 x bfloat> %v, bfloat %elt, i32 zeroext %idx) {
|
|
; ZVFH-LABEL: insertelt_nxv32bf16_idx:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: fmv.x.h a1, fa0
|
|
; ZVFH-NEXT: vsetvli a2, zero, e16, m1, ta, ma
|
|
; ZVFH-NEXT: vmv.s.x v16, a1
|
|
; ZVFH-NEXT: addi a1, a0, 1
|
|
; ZVFH-NEXT: vsetvli zero, a1, e16, m8, tu, ma
|
|
; ZVFH-NEXT: vslideup.vx v8, v16, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv32bf16_idx:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a1, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a2, zero, e16, m1, ta, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v16, a1
|
|
; ZVFHMIN-NEXT: addi a1, a0, 1
|
|
; ZVFHMIN-NEXT: vsetvli zero, a1, e16, m8, tu, ma
|
|
; ZVFHMIN-NEXT: vslideup.vx v8, v16, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv32bf16_idx:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: vsetvli a1, zero, e16alt, m1, ta, ma
|
|
; ZVFBFA-NEXT: vfmv.s.f v16, fa0
|
|
; ZVFBFA-NEXT: addi a1, a0, 1
|
|
; ZVFBFA-NEXT: vsetvli zero, a1, e16alt, m8, tu, ma
|
|
; ZVFBFA-NEXT: vslideup.vx v8, v16, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 32 x bfloat> %v, bfloat %elt, i32 %idx
|
|
ret <vscale x 32 x bfloat> %r
|
|
}
|
|
|
|
define <vscale x 1 x half> @insertelt_nxv1f16_0(<vscale x 1 x half> %v, half %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv1f16_0:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: vsetvli a0, zero, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vfmv.s.f v8, fa0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv1f16_0:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v8, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv1f16_0:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: fmv.x.h a0, fa0
|
|
; ZVFBFA-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v8, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 1 x half> %v, half %elt, i32 0
|
|
ret <vscale x 1 x half> %r
|
|
}
|
|
|
|
define <vscale x 1 x half> @insertelt_nxv1f16_imm(<vscale x 1 x half> %v, half %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv1f16_imm:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: vsetivli zero, 4, e16, mf4, tu, ma
|
|
; ZVFH-NEXT: vfmv.s.f v9, fa0
|
|
; ZVFH-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv1f16_imm:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetivli zero, 4, e16, mf4, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v9, a0
|
|
; ZVFHMIN-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv1f16_imm:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: fmv.x.h a0, fa0
|
|
; ZVFBFA-NEXT: vsetivli zero, 4, e16, mf4, tu, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v9, a0
|
|
; ZVFBFA-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 1 x half> %v, half %elt, i32 3
|
|
ret <vscale x 1 x half> %r
|
|
}
|
|
|
|
define <vscale x 1 x half> @insertelt_nxv1f16_idx(<vscale x 1 x half> %v, half %elt, i32 zeroext %idx) {
|
|
; ZVFH-LABEL: insertelt_nxv1f16_idx:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: addi a1, a0, 1
|
|
; ZVFH-NEXT: vsetvli a2, zero, e16, m1, ta, ma
|
|
; ZVFH-NEXT: vfmv.s.f v9, fa0
|
|
; ZVFH-NEXT: vsetvli zero, a1, e16, mf4, tu, ma
|
|
; ZVFH-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv1f16_idx:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: addi a1, a0, 1
|
|
; ZVFHMIN-NEXT: fmv.x.h a2, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a3, zero, e16, m1, ta, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v9, a2
|
|
; ZVFHMIN-NEXT: vsetvli zero, a1, e16, mf4, tu, ma
|
|
; ZVFHMIN-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv1f16_idx:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: addi a1, a0, 1
|
|
; ZVFBFA-NEXT: fmv.x.h a2, fa0
|
|
; ZVFBFA-NEXT: vsetvli a3, zero, e16, m1, ta, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v9, a2
|
|
; ZVFBFA-NEXT: vsetvli zero, a1, e16, mf4, tu, ma
|
|
; ZVFBFA-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 1 x half> %v, half %elt, i32 %idx
|
|
ret <vscale x 1 x half> %r
|
|
}
|
|
|
|
define <vscale x 2 x half> @insertelt_nxv2f16_0(<vscale x 2 x half> %v, half %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv2f16_0:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: vsetvli a0, zero, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vfmv.s.f v8, fa0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv2f16_0:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v8, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv2f16_0:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: fmv.x.h a0, fa0
|
|
; ZVFBFA-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v8, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 2 x half> %v, half %elt, i32 0
|
|
ret <vscale x 2 x half> %r
|
|
}
|
|
|
|
define <vscale x 2 x half> @insertelt_nxv2f16_imm(<vscale x 2 x half> %v, half %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv2f16_imm:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: vsetivli zero, 4, e16, mf2, tu, ma
|
|
; ZVFH-NEXT: vfmv.s.f v9, fa0
|
|
; ZVFH-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv2f16_imm:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetivli zero, 4, e16, mf2, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v9, a0
|
|
; ZVFHMIN-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv2f16_imm:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: fmv.x.h a0, fa0
|
|
; ZVFBFA-NEXT: vsetivli zero, 4, e16, mf2, tu, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v9, a0
|
|
; ZVFBFA-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 2 x half> %v, half %elt, i32 3
|
|
ret <vscale x 2 x half> %r
|
|
}
|
|
|
|
define <vscale x 2 x half> @insertelt_nxv2f16_idx(<vscale x 2 x half> %v, half %elt, i32 zeroext %idx) {
|
|
; ZVFH-LABEL: insertelt_nxv2f16_idx:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: addi a1, a0, 1
|
|
; ZVFH-NEXT: vsetvli a2, zero, e16, m1, ta, ma
|
|
; ZVFH-NEXT: vfmv.s.f v9, fa0
|
|
; ZVFH-NEXT: vsetvli zero, a1, e16, mf2, tu, ma
|
|
; ZVFH-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv2f16_idx:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: addi a1, a0, 1
|
|
; ZVFHMIN-NEXT: fmv.x.h a2, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a3, zero, e16, m1, ta, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v9, a2
|
|
; ZVFHMIN-NEXT: vsetvli zero, a1, e16, mf2, tu, ma
|
|
; ZVFHMIN-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv2f16_idx:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: addi a1, a0, 1
|
|
; ZVFBFA-NEXT: fmv.x.h a2, fa0
|
|
; ZVFBFA-NEXT: vsetvli a3, zero, e16, m1, ta, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v9, a2
|
|
; ZVFBFA-NEXT: vsetvli zero, a1, e16, mf2, tu, ma
|
|
; ZVFBFA-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 2 x half> %v, half %elt, i32 %idx
|
|
ret <vscale x 2 x half> %r
|
|
}
|
|
|
|
define <vscale x 4 x half> @insertelt_nxv4f16_0(<vscale x 4 x half> %v, half %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv4f16_0:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: vsetvli a0, zero, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vfmv.s.f v8, fa0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv4f16_0:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v8, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv4f16_0:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: fmv.x.h a0, fa0
|
|
; ZVFBFA-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v8, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 4 x half> %v, half %elt, i32 0
|
|
ret <vscale x 4 x half> %r
|
|
}
|
|
|
|
define <vscale x 4 x half> @insertelt_nxv4f16_imm(<vscale x 4 x half> %v, half %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv4f16_imm:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vfmv.s.f v9, fa0
|
|
; ZVFH-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv4f16_imm:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v9, a0
|
|
; ZVFHMIN-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv4f16_imm:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: fmv.x.h a0, fa0
|
|
; ZVFBFA-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v9, a0
|
|
; ZVFBFA-NEXT: vslideup.vi v8, v9, 3
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 4 x half> %v, half %elt, i32 3
|
|
ret <vscale x 4 x half> %r
|
|
}
|
|
|
|
define <vscale x 4 x half> @insertelt_nxv4f16_idx(<vscale x 4 x half> %v, half %elt, i32 zeroext %idx) {
|
|
; ZVFH-LABEL: insertelt_nxv4f16_idx:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: addi a1, a0, 1
|
|
; ZVFH-NEXT: vsetvli a2, zero, e16, m1, ta, ma
|
|
; ZVFH-NEXT: vfmv.s.f v9, fa0
|
|
; ZVFH-NEXT: vsetvli zero, a1, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv4f16_idx:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: addi a1, a0, 1
|
|
; ZVFHMIN-NEXT: fmv.x.h a2, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a3, zero, e16, m1, ta, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v9, a2
|
|
; ZVFHMIN-NEXT: vsetvli zero, a1, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv4f16_idx:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: addi a1, a0, 1
|
|
; ZVFBFA-NEXT: fmv.x.h a2, fa0
|
|
; ZVFBFA-NEXT: vsetvli a3, zero, e16, m1, ta, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v9, a2
|
|
; ZVFBFA-NEXT: vsetvli zero, a1, e16, m1, tu, ma
|
|
; ZVFBFA-NEXT: vslideup.vx v8, v9, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 4 x half> %v, half %elt, i32 %idx
|
|
ret <vscale x 4 x half> %r
|
|
}
|
|
|
|
define <vscale x 8 x half> @insertelt_nxv8f16_0(<vscale x 8 x half> %v, half %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv8f16_0:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: vsetvli a0, zero, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vfmv.s.f v8, fa0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv8f16_0:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v8, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv8f16_0:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: fmv.x.h a0, fa0
|
|
; ZVFBFA-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v8, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 8 x half> %v, half %elt, i32 0
|
|
ret <vscale x 8 x half> %r
|
|
}
|
|
|
|
define <vscale x 8 x half> @insertelt_nxv8f16_imm(<vscale x 8 x half> %v, half %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv8f16_imm:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vfmv.s.f v10, fa0
|
|
; ZVFH-NEXT: vslideup.vi v8, v10, 3
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv8f16_imm:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v10, a0
|
|
; ZVFHMIN-NEXT: vslideup.vi v8, v10, 3
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv8f16_imm:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: fmv.x.h a0, fa0
|
|
; ZVFBFA-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v10, a0
|
|
; ZVFBFA-NEXT: vslideup.vi v8, v10, 3
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 8 x half> %v, half %elt, i32 3
|
|
ret <vscale x 8 x half> %r
|
|
}
|
|
|
|
define <vscale x 8 x half> @insertelt_nxv8f16_idx(<vscale x 8 x half> %v, half %elt, i32 zeroext %idx) {
|
|
; ZVFH-LABEL: insertelt_nxv8f16_idx:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: vsetvli a1, zero, e16, m1, ta, ma
|
|
; ZVFH-NEXT: vfmv.s.f v10, fa0
|
|
; ZVFH-NEXT: addi a1, a0, 1
|
|
; ZVFH-NEXT: vsetvli zero, a1, e16, m2, tu, ma
|
|
; ZVFH-NEXT: vslideup.vx v8, v10, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv8f16_idx:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a1, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a2, zero, e16, m1, ta, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v10, a1
|
|
; ZVFHMIN-NEXT: addi a1, a0, 1
|
|
; ZVFHMIN-NEXT: vsetvli zero, a1, e16, m2, tu, ma
|
|
; ZVFHMIN-NEXT: vslideup.vx v8, v10, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv8f16_idx:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: fmv.x.h a1, fa0
|
|
; ZVFBFA-NEXT: vsetvli a2, zero, e16, m1, ta, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v10, a1
|
|
; ZVFBFA-NEXT: addi a1, a0, 1
|
|
; ZVFBFA-NEXT: vsetvli zero, a1, e16, m2, tu, ma
|
|
; ZVFBFA-NEXT: vslideup.vx v8, v10, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 8 x half> %v, half %elt, i32 %idx
|
|
ret <vscale x 8 x half> %r
|
|
}
|
|
|
|
define <vscale x 16 x half> @insertelt_nxv16f16_0(<vscale x 16 x half> %v, half %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv16f16_0:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: vsetvli a0, zero, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vfmv.s.f v8, fa0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv16f16_0:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v8, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv16f16_0:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: fmv.x.h a0, fa0
|
|
; ZVFBFA-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v8, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 16 x half> %v, half %elt, i32 0
|
|
ret <vscale x 16 x half> %r
|
|
}
|
|
|
|
define <vscale x 16 x half> @insertelt_nxv16f16_imm(<vscale x 16 x half> %v, half %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv16f16_imm:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vfmv.s.f v12, fa0
|
|
; ZVFH-NEXT: vslideup.vi v8, v12, 3
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv16f16_imm:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v12, a0
|
|
; ZVFHMIN-NEXT: vslideup.vi v8, v12, 3
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv16f16_imm:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: fmv.x.h a0, fa0
|
|
; ZVFBFA-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v12, a0
|
|
; ZVFBFA-NEXT: vslideup.vi v8, v12, 3
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 16 x half> %v, half %elt, i32 3
|
|
ret <vscale x 16 x half> %r
|
|
}
|
|
|
|
define <vscale x 16 x half> @insertelt_nxv16f16_idx(<vscale x 16 x half> %v, half %elt, i32 zeroext %idx) {
|
|
; ZVFH-LABEL: insertelt_nxv16f16_idx:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: vsetvli a1, zero, e16, m1, ta, ma
|
|
; ZVFH-NEXT: vfmv.s.f v12, fa0
|
|
; ZVFH-NEXT: addi a1, a0, 1
|
|
; ZVFH-NEXT: vsetvli zero, a1, e16, m4, tu, ma
|
|
; ZVFH-NEXT: vslideup.vx v8, v12, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv16f16_idx:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a1, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a2, zero, e16, m1, ta, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v12, a1
|
|
; ZVFHMIN-NEXT: addi a1, a0, 1
|
|
; ZVFHMIN-NEXT: vsetvli zero, a1, e16, m4, tu, ma
|
|
; ZVFHMIN-NEXT: vslideup.vx v8, v12, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv16f16_idx:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: fmv.x.h a1, fa0
|
|
; ZVFBFA-NEXT: vsetvli a2, zero, e16, m1, ta, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v12, a1
|
|
; ZVFBFA-NEXT: addi a1, a0, 1
|
|
; ZVFBFA-NEXT: vsetvli zero, a1, e16, m4, tu, ma
|
|
; ZVFBFA-NEXT: vslideup.vx v8, v12, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 16 x half> %v, half %elt, i32 %idx
|
|
ret <vscale x 16 x half> %r
|
|
}
|
|
|
|
define <vscale x 32 x half> @insertelt_nxv32f16_0(<vscale x 32 x half> %v, half %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv32f16_0:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: vsetvli a0, zero, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vfmv.s.f v8, fa0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv32f16_0:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v8, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv32f16_0:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: fmv.x.h a0, fa0
|
|
; ZVFBFA-NEXT: vsetvli a1, zero, e16, m1, tu, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v8, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 32 x half> %v, half %elt, i32 0
|
|
ret <vscale x 32 x half> %r
|
|
}
|
|
|
|
define <vscale x 32 x half> @insertelt_nxv32f16_imm(<vscale x 32 x half> %v, half %elt) {
|
|
; ZVFH-LABEL: insertelt_nxv32f16_imm:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFH-NEXT: vfmv.s.f v16, fa0
|
|
; ZVFH-NEXT: vslideup.vi v8, v16, 3
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv32f16_imm:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a0, fa0
|
|
; ZVFHMIN-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v16, a0
|
|
; ZVFHMIN-NEXT: vslideup.vi v8, v16, 3
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv32f16_imm:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: fmv.x.h a0, fa0
|
|
; ZVFBFA-NEXT: vsetivli zero, 4, e16, m1, tu, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v16, a0
|
|
; ZVFBFA-NEXT: vslideup.vi v8, v16, 3
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 32 x half> %v, half %elt, i32 3
|
|
ret <vscale x 32 x half> %r
|
|
}
|
|
|
|
define <vscale x 32 x half> @insertelt_nxv32f16_idx(<vscale x 32 x half> %v, half %elt, i32 zeroext %idx) {
|
|
; ZVFH-LABEL: insertelt_nxv32f16_idx:
|
|
; ZVFH: # %bb.0:
|
|
; ZVFH-NEXT: vsetvli a1, zero, e16, m1, ta, ma
|
|
; ZVFH-NEXT: vfmv.s.f v16, fa0
|
|
; ZVFH-NEXT: addi a1, a0, 1
|
|
; ZVFH-NEXT: vsetvli zero, a1, e16, m8, tu, ma
|
|
; ZVFH-NEXT: vslideup.vx v8, v16, a0
|
|
; ZVFH-NEXT: ret
|
|
;
|
|
; ZVFHMIN-LABEL: insertelt_nxv32f16_idx:
|
|
; ZVFHMIN: # %bb.0:
|
|
; ZVFHMIN-NEXT: fmv.x.h a1, fa0
|
|
; ZVFHMIN-NEXT: vsetvli a2, zero, e16, m1, ta, ma
|
|
; ZVFHMIN-NEXT: vmv.s.x v16, a1
|
|
; ZVFHMIN-NEXT: addi a1, a0, 1
|
|
; ZVFHMIN-NEXT: vsetvli zero, a1, e16, m8, tu, ma
|
|
; ZVFHMIN-NEXT: vslideup.vx v8, v16, a0
|
|
; ZVFHMIN-NEXT: ret
|
|
;
|
|
; ZVFBFA-LABEL: insertelt_nxv32f16_idx:
|
|
; ZVFBFA: # %bb.0:
|
|
; ZVFBFA-NEXT: fmv.x.h a1, fa0
|
|
; ZVFBFA-NEXT: vsetvli a2, zero, e16, m1, ta, ma
|
|
; ZVFBFA-NEXT: vmv.s.x v16, a1
|
|
; ZVFBFA-NEXT: addi a1, a0, 1
|
|
; ZVFBFA-NEXT: vsetvli zero, a1, e16, m8, tu, ma
|
|
; ZVFBFA-NEXT: vslideup.vx v8, v16, a0
|
|
; ZVFBFA-NEXT: ret
|
|
%r = insertelement <vscale x 32 x half> %v, half %elt, i32 %idx
|
|
ret <vscale x 32 x half> %r
|
|
}
|
|
|
|
define <vscale x 1 x float> @insertelt_nxv1f32_0(<vscale x 1 x float> %v, float %elt) {
|
|
; CHECK-LABEL: insertelt_nxv1f32_0:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli a0, zero, e32, m1, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v8, fa0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 1 x float> %v, float %elt, i32 0
|
|
ret <vscale x 1 x float> %r
|
|
}
|
|
|
|
define <vscale x 1 x float> @insertelt_nxv1f32_imm(<vscale x 1 x float> %v, float %elt) {
|
|
; CHECK-LABEL: insertelt_nxv1f32_imm:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetivli zero, 4, e32, mf2, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v9, fa0
|
|
; CHECK-NEXT: vslideup.vi v8, v9, 3
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 1 x float> %v, float %elt, i32 3
|
|
ret <vscale x 1 x float> %r
|
|
}
|
|
|
|
define <vscale x 1 x float> @insertelt_nxv1f32_idx(<vscale x 1 x float> %v, float %elt, i32 zeroext %idx) {
|
|
; CHECK-LABEL: insertelt_nxv1f32_idx:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: addi a1, a0, 1
|
|
; CHECK-NEXT: vsetvli a2, zero, e32, m1, ta, ma
|
|
; CHECK-NEXT: vfmv.s.f v9, fa0
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, mf2, tu, ma
|
|
; CHECK-NEXT: vslideup.vx v8, v9, a0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 1 x float> %v, float %elt, i32 %idx
|
|
ret <vscale x 1 x float> %r
|
|
}
|
|
|
|
define <vscale x 2 x float> @insertelt_nxv2f32_0(<vscale x 2 x float> %v, float %elt) {
|
|
; CHECK-LABEL: insertelt_nxv2f32_0:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli a0, zero, e32, m1, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v8, fa0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 2 x float> %v, float %elt, i32 0
|
|
ret <vscale x 2 x float> %r
|
|
}
|
|
|
|
define <vscale x 2 x float> @insertelt_nxv2f32_imm(<vscale x 2 x float> %v, float %elt) {
|
|
; CHECK-LABEL: insertelt_nxv2f32_imm:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetivli zero, 4, e32, m1, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v9, fa0
|
|
; CHECK-NEXT: vslideup.vi v8, v9, 3
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 2 x float> %v, float %elt, i32 3
|
|
ret <vscale x 2 x float> %r
|
|
}
|
|
|
|
define <vscale x 2 x float> @insertelt_nxv2f32_idx(<vscale x 2 x float> %v, float %elt, i32 zeroext %idx) {
|
|
; CHECK-LABEL: insertelt_nxv2f32_idx:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: addi a1, a0, 1
|
|
; CHECK-NEXT: vsetvli a2, zero, e32, m1, ta, ma
|
|
; CHECK-NEXT: vfmv.s.f v9, fa0
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m1, tu, ma
|
|
; CHECK-NEXT: vslideup.vx v8, v9, a0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 2 x float> %v, float %elt, i32 %idx
|
|
ret <vscale x 2 x float> %r
|
|
}
|
|
|
|
define <vscale x 4 x float> @insertelt_nxv4f32_0(<vscale x 4 x float> %v, float %elt) {
|
|
; CHECK-LABEL: insertelt_nxv4f32_0:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli a0, zero, e32, m1, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v8, fa0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 4 x float> %v, float %elt, i32 0
|
|
ret <vscale x 4 x float> %r
|
|
}
|
|
|
|
define <vscale x 4 x float> @insertelt_nxv4f32_imm(<vscale x 4 x float> %v, float %elt) {
|
|
; CHECK-LABEL: insertelt_nxv4f32_imm:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetivli zero, 4, e32, m1, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v10, fa0
|
|
; CHECK-NEXT: vslideup.vi v8, v10, 3
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 4 x float> %v, float %elt, i32 3
|
|
ret <vscale x 4 x float> %r
|
|
}
|
|
|
|
define <vscale x 4 x float> @insertelt_nxv4f32_idx(<vscale x 4 x float> %v, float %elt, i32 zeroext %idx) {
|
|
; CHECK-LABEL: insertelt_nxv4f32_idx:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli a1, zero, e32, m1, ta, ma
|
|
; CHECK-NEXT: vfmv.s.f v10, fa0
|
|
; CHECK-NEXT: addi a1, a0, 1
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m2, tu, ma
|
|
; CHECK-NEXT: vslideup.vx v8, v10, a0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 4 x float> %v, float %elt, i32 %idx
|
|
ret <vscale x 4 x float> %r
|
|
}
|
|
|
|
define <vscale x 8 x float> @insertelt_nxv8f32_0(<vscale x 8 x float> %v, float %elt) {
|
|
; CHECK-LABEL: insertelt_nxv8f32_0:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli a0, zero, e32, m1, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v8, fa0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 8 x float> %v, float %elt, i32 0
|
|
ret <vscale x 8 x float> %r
|
|
}
|
|
|
|
define <vscale x 8 x float> @insertelt_nxv8f32_imm(<vscale x 8 x float> %v, float %elt) {
|
|
; CHECK-LABEL: insertelt_nxv8f32_imm:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetivli zero, 4, e32, m1, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v12, fa0
|
|
; CHECK-NEXT: vslideup.vi v8, v12, 3
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 8 x float> %v, float %elt, i32 3
|
|
ret <vscale x 8 x float> %r
|
|
}
|
|
|
|
define <vscale x 8 x float> @insertelt_nxv8f32_idx(<vscale x 8 x float> %v, float %elt, i32 zeroext %idx) {
|
|
; CHECK-LABEL: insertelt_nxv8f32_idx:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli a1, zero, e32, m1, ta, ma
|
|
; CHECK-NEXT: vfmv.s.f v12, fa0
|
|
; CHECK-NEXT: addi a1, a0, 1
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m4, tu, ma
|
|
; CHECK-NEXT: vslideup.vx v8, v12, a0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 8 x float> %v, float %elt, i32 %idx
|
|
ret <vscale x 8 x float> %r
|
|
}
|
|
|
|
define <vscale x 16 x float> @insertelt_nxv16f32_0(<vscale x 16 x float> %v, float %elt) {
|
|
; CHECK-LABEL: insertelt_nxv16f32_0:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli a0, zero, e32, m1, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v8, fa0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 16 x float> %v, float %elt, i32 0
|
|
ret <vscale x 16 x float> %r
|
|
}
|
|
|
|
define <vscale x 16 x float> @insertelt_nxv16f32_imm(<vscale x 16 x float> %v, float %elt) {
|
|
; CHECK-LABEL: insertelt_nxv16f32_imm:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetivli zero, 4, e32, m1, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v16, fa0
|
|
; CHECK-NEXT: vslideup.vi v8, v16, 3
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 16 x float> %v, float %elt, i32 3
|
|
ret <vscale x 16 x float> %r
|
|
}
|
|
|
|
define <vscale x 16 x float> @insertelt_nxv16f32_idx(<vscale x 16 x float> %v, float %elt, i32 zeroext %idx) {
|
|
; CHECK-LABEL: insertelt_nxv16f32_idx:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli a1, zero, e32, m1, ta, ma
|
|
; CHECK-NEXT: vfmv.s.f v16, fa0
|
|
; CHECK-NEXT: addi a1, a0, 1
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m8, tu, ma
|
|
; CHECK-NEXT: vslideup.vx v8, v16, a0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 16 x float> %v, float %elt, i32 %idx
|
|
ret <vscale x 16 x float> %r
|
|
}
|
|
|
|
define <vscale x 1 x double> @insertelt_nxv1f64_0(<vscale x 1 x double> %v, double %elt) {
|
|
; CHECK-LABEL: insertelt_nxv1f64_0:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli a0, zero, e64, m1, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v8, fa0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 1 x double> %v, double %elt, i32 0
|
|
ret <vscale x 1 x double> %r
|
|
}
|
|
|
|
define <vscale x 1 x double> @insertelt_nxv1f64_imm(<vscale x 1 x double> %v, double %elt) {
|
|
; CHECK-LABEL: insertelt_nxv1f64_imm:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetivli zero, 4, e64, m1, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v9, fa0
|
|
; CHECK-NEXT: vslideup.vi v8, v9, 3
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 1 x double> %v, double %elt, i32 3
|
|
ret <vscale x 1 x double> %r
|
|
}
|
|
|
|
define <vscale x 1 x double> @insertelt_nxv1f64_idx(<vscale x 1 x double> %v, double %elt, i32 zeroext %idx) {
|
|
; CHECK-LABEL: insertelt_nxv1f64_idx:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: addi a1, a0, 1
|
|
; CHECK-NEXT: vsetvli a2, zero, e64, m1, ta, ma
|
|
; CHECK-NEXT: vfmv.s.f v9, fa0
|
|
; CHECK-NEXT: vsetvli zero, a1, e64, m1, tu, ma
|
|
; CHECK-NEXT: vslideup.vx v8, v9, a0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 1 x double> %v, double %elt, i32 %idx
|
|
ret <vscale x 1 x double> %r
|
|
}
|
|
|
|
define <vscale x 2 x double> @insertelt_nxv2f64_0(<vscale x 2 x double> %v, double %elt) {
|
|
; CHECK-LABEL: insertelt_nxv2f64_0:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli a0, zero, e64, m1, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v8, fa0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 2 x double> %v, double %elt, i32 0
|
|
ret <vscale x 2 x double> %r
|
|
}
|
|
|
|
define <vscale x 2 x double> @insertelt_nxv2f64_imm(<vscale x 2 x double> %v, double %elt) {
|
|
; CHECK-LABEL: insertelt_nxv2f64_imm:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetivli zero, 4, e64, m2, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v10, fa0
|
|
; CHECK-NEXT: vslideup.vi v8, v10, 3
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 2 x double> %v, double %elt, i32 3
|
|
ret <vscale x 2 x double> %r
|
|
}
|
|
|
|
define <vscale x 2 x double> @insertelt_nxv2f64_idx(<vscale x 2 x double> %v, double %elt, i32 zeroext %idx) {
|
|
; CHECK-LABEL: insertelt_nxv2f64_idx:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli a1, zero, e64, m1, ta, ma
|
|
; CHECK-NEXT: vfmv.s.f v10, fa0
|
|
; CHECK-NEXT: addi a1, a0, 1
|
|
; CHECK-NEXT: vsetvli zero, a1, e64, m2, tu, ma
|
|
; CHECK-NEXT: vslideup.vx v8, v10, a0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 2 x double> %v, double %elt, i32 %idx
|
|
ret <vscale x 2 x double> %r
|
|
}
|
|
|
|
define <vscale x 4 x double> @insertelt_nxv4f64_0(<vscale x 4 x double> %v, double %elt) {
|
|
; CHECK-LABEL: insertelt_nxv4f64_0:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli a0, zero, e64, m1, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v8, fa0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 4 x double> %v, double %elt, i32 0
|
|
ret <vscale x 4 x double> %r
|
|
}
|
|
|
|
define <vscale x 4 x double> @insertelt_nxv4f64_imm(<vscale x 4 x double> %v, double %elt) {
|
|
; CHECK-LABEL: insertelt_nxv4f64_imm:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetivli zero, 4, e64, m2, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v12, fa0
|
|
; CHECK-NEXT: vslideup.vi v8, v12, 3
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 4 x double> %v, double %elt, i32 3
|
|
ret <vscale x 4 x double> %r
|
|
}
|
|
|
|
define <vscale x 4 x double> @insertelt_nxv4f64_idx(<vscale x 4 x double> %v, double %elt, i32 zeroext %idx) {
|
|
; CHECK-LABEL: insertelt_nxv4f64_idx:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli a1, zero, e64, m1, ta, ma
|
|
; CHECK-NEXT: vfmv.s.f v12, fa0
|
|
; CHECK-NEXT: addi a1, a0, 1
|
|
; CHECK-NEXT: vsetvli zero, a1, e64, m4, tu, ma
|
|
; CHECK-NEXT: vslideup.vx v8, v12, a0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 4 x double> %v, double %elt, i32 %idx
|
|
ret <vscale x 4 x double> %r
|
|
}
|
|
|
|
define <vscale x 8 x double> @insertelt_nxv8f64_0(<vscale x 8 x double> %v, double %elt) {
|
|
; CHECK-LABEL: insertelt_nxv8f64_0:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli a0, zero, e64, m1, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v8, fa0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 8 x double> %v, double %elt, i32 0
|
|
ret <vscale x 8 x double> %r
|
|
}
|
|
|
|
define <vscale x 8 x double> @insertelt_nxv8f64_imm(<vscale x 8 x double> %v, double %elt) {
|
|
; CHECK-LABEL: insertelt_nxv8f64_imm:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetivli zero, 4, e64, m2, tu, ma
|
|
; CHECK-NEXT: vfmv.s.f v16, fa0
|
|
; CHECK-NEXT: vslideup.vi v8, v16, 3
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 8 x double> %v, double %elt, i32 3
|
|
ret <vscale x 8 x double> %r
|
|
}
|
|
|
|
define <vscale x 8 x double> @insertelt_nxv8f64_idx(<vscale x 8 x double> %v, double %elt, i32 zeroext %idx) {
|
|
; CHECK-LABEL: insertelt_nxv8f64_idx:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli a1, zero, e64, m1, ta, ma
|
|
; CHECK-NEXT: vfmv.s.f v16, fa0
|
|
; CHECK-NEXT: addi a1, a0, 1
|
|
; CHECK-NEXT: vsetvli zero, a1, e64, m8, tu, ma
|
|
; CHECK-NEXT: vslideup.vx v8, v16, a0
|
|
; CHECK-NEXT: ret
|
|
%r = insertelement <vscale x 8 x double> %v, double %elt, i32 %idx
|
|
ret <vscale x 8 x double> %r
|
|
}
|