derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
258 lines
7.4 KiB
YAML
258 lines
7.4 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -mtriple=x86_64-linux-gnu -mattr=+avx512f -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s --check-prefix=ALL
|
|
|
|
--- |
|
|
define void @test_insert_128_idx0() {
|
|
ret void
|
|
}
|
|
|
|
define void @test_insert_128_idx0_undef() {
|
|
ret void
|
|
}
|
|
|
|
define void @test_insert_128_idx1() {
|
|
ret void
|
|
}
|
|
|
|
define void @test_insert_128_idx1_undef() {
|
|
ret void
|
|
}
|
|
|
|
define void @test_insert_256_idx0() {
|
|
ret void
|
|
}
|
|
|
|
define void @test_insert_256_idx0_undef() {
|
|
ret void
|
|
}
|
|
|
|
define void @test_insert_256_idx1() {
|
|
ret void
|
|
}
|
|
|
|
define void @test_insert_256_idx1_undef() {
|
|
ret void
|
|
}
|
|
|
|
...
|
|
---
|
|
name: test_insert_128_idx0
|
|
alignment: 16
|
|
legalized: true
|
|
regBankSelected: true
|
|
registers:
|
|
- { id: 0, class: vecr }
|
|
- { id: 1, class: vecr }
|
|
- { id: 2, class: vecr }
|
|
body: |
|
|
bb.1 (%ir-block.0):
|
|
liveins: $zmm0, $ymm1
|
|
|
|
; ALL-LABEL: name: test_insert_128_idx0
|
|
; ALL: liveins: $zmm0, $ymm1
|
|
; ALL-NEXT: {{ $}}
|
|
; ALL-NEXT: [[COPY:%[0-9]+]]:vr512 = COPY $zmm0
|
|
; ALL-NEXT: [[COPY1:%[0-9]+]]:vr128x = COPY $xmm1
|
|
; ALL-NEXT: [[VINSERTF32X4Zrri:%[0-9]+]]:vr512 = VINSERTF32X4Zrri [[COPY]], [[COPY1]], 0
|
|
; ALL-NEXT: $zmm0 = COPY [[VINSERTF32X4Zrri]]
|
|
; ALL-NEXT: RET 0, implicit $ymm0
|
|
%0(<16 x s32>) = COPY $zmm0
|
|
%1(<4 x s32>) = COPY $xmm1
|
|
%2(<16 x s32>) = G_INSERT %0(<16 x s32>), %1(<4 x s32>), 0
|
|
$zmm0 = COPY %2(<16 x s32>)
|
|
RET 0, implicit $ymm0
|
|
|
|
...
|
|
---
|
|
name: test_insert_128_idx0_undef
|
|
alignment: 16
|
|
legalized: true
|
|
regBankSelected: true
|
|
registers:
|
|
- { id: 0, class: vecr }
|
|
- { id: 1, class: vecr }
|
|
- { id: 2, class: vecr }
|
|
body: |
|
|
bb.1 (%ir-block.0):
|
|
liveins: $ymm0, $ymm1
|
|
|
|
; ALL-LABEL: name: test_insert_128_idx0_undef
|
|
; ALL: liveins: $ymm0, $ymm1
|
|
; ALL-NEXT: {{ $}}
|
|
; ALL-NEXT: [[COPY:%[0-9]+]]:vr128x = COPY $xmm1
|
|
; ALL-NEXT: [[DEF:%[0-9]+]]:vr512 = IMPLICIT_DEF
|
|
; ALL-NEXT: [[INSERT_SUBREG:%[0-9]+]]:vr512 = INSERT_SUBREG [[DEF]], [[COPY]], %subreg.sub_xmm
|
|
; ALL-NEXT: $zmm0 = COPY [[INSERT_SUBREG]]
|
|
; ALL-NEXT: RET 0, implicit $ymm0
|
|
%0(<16 x s32>) = IMPLICIT_DEF
|
|
%1(<4 x s32>) = COPY $xmm1
|
|
%2(<16 x s32>) = G_INSERT %0(<16 x s32>), %1(<4 x s32>), 0
|
|
$zmm0 = COPY %2(<16 x s32>)
|
|
RET 0, implicit $ymm0
|
|
|
|
...
|
|
---
|
|
name: test_insert_128_idx1
|
|
alignment: 16
|
|
legalized: true
|
|
regBankSelected: true
|
|
registers:
|
|
- { id: 0, class: vecr }
|
|
- { id: 1, class: vecr }
|
|
- { id: 2, class: vecr }
|
|
body: |
|
|
bb.1 (%ir-block.0):
|
|
liveins: $ymm0, $ymm1
|
|
|
|
; ALL-LABEL: name: test_insert_128_idx1
|
|
; ALL: liveins: $ymm0, $ymm1
|
|
; ALL-NEXT: {{ $}}
|
|
; ALL-NEXT: [[COPY:%[0-9]+]]:vr512 = COPY $zmm0
|
|
; ALL-NEXT: [[COPY1:%[0-9]+]]:vr128x = COPY $xmm1
|
|
; ALL-NEXT: [[VINSERTF32X4Zrri:%[0-9]+]]:vr512 = VINSERTF32X4Zrri [[COPY]], [[COPY1]], 1
|
|
; ALL-NEXT: $zmm0 = COPY [[VINSERTF32X4Zrri]]
|
|
; ALL-NEXT: RET 0, implicit $ymm0
|
|
%0(<16 x s32>) = COPY $zmm0
|
|
%1(<4 x s32>) = COPY $xmm1
|
|
%2(<16 x s32>) = G_INSERT %0(<16 x s32>), %1(<4 x s32>), 128
|
|
$zmm0 = COPY %2(<16 x s32>)
|
|
RET 0, implicit $ymm0
|
|
...
|
|
---
|
|
name: test_insert_128_idx1_undef
|
|
alignment: 16
|
|
legalized: true
|
|
regBankSelected: true
|
|
registers:
|
|
- { id: 0, class: vecr }
|
|
- { id: 1, class: vecr }
|
|
- { id: 2, class: vecr }
|
|
body: |
|
|
bb.1 (%ir-block.0):
|
|
liveins: $ymm0, $ymm1
|
|
|
|
; ALL-LABEL: name: test_insert_128_idx1_undef
|
|
; ALL: liveins: $ymm0, $ymm1
|
|
; ALL-NEXT: {{ $}}
|
|
; ALL-NEXT: [[DEF:%[0-9]+]]:vr512 = IMPLICIT_DEF
|
|
; ALL-NEXT: [[COPY:%[0-9]+]]:vr128x = COPY $xmm1
|
|
; ALL-NEXT: [[VINSERTF32X4Zrri:%[0-9]+]]:vr512 = VINSERTF32X4Zrri [[DEF]], [[COPY]], 1
|
|
; ALL-NEXT: $zmm0 = COPY [[VINSERTF32X4Zrri]]
|
|
; ALL-NEXT: RET 0, implicit $ymm0
|
|
%0(<16 x s32>) = IMPLICIT_DEF
|
|
%1(<4 x s32>) = COPY $xmm1
|
|
%2(<16 x s32>) = G_INSERT %0(<16 x s32>), %1(<4 x s32>), 128
|
|
$zmm0 = COPY %2(<16 x s32>)
|
|
RET 0, implicit $ymm0
|
|
...
|
|
---
|
|
name: test_insert_256_idx0
|
|
alignment: 16
|
|
legalized: true
|
|
regBankSelected: true
|
|
registers:
|
|
- { id: 0, class: vecr }
|
|
- { id: 1, class: vecr }
|
|
- { id: 2, class: vecr }
|
|
body: |
|
|
bb.1 (%ir-block.0):
|
|
liveins: $zmm0, $ymm1
|
|
|
|
; ALL-LABEL: name: test_insert_256_idx0
|
|
; ALL: liveins: $zmm0, $ymm1
|
|
; ALL-NEXT: {{ $}}
|
|
; ALL-NEXT: [[COPY:%[0-9]+]]:vr512 = COPY $zmm0
|
|
; ALL-NEXT: [[COPY1:%[0-9]+]]:vr256x = COPY $ymm1
|
|
; ALL-NEXT: [[VINSERTF64X4Zrri:%[0-9]+]]:vr512 = VINSERTF64X4Zrri [[COPY]], [[COPY1]], 0
|
|
; ALL-NEXT: $zmm0 = COPY [[VINSERTF64X4Zrri]]
|
|
; ALL-NEXT: RET 0, implicit $ymm0
|
|
%0(<16 x s32>) = COPY $zmm0
|
|
%1(<8 x s32>) = COPY $ymm1
|
|
%2(<16 x s32>) = G_INSERT %0(<16 x s32>), %1(<8 x s32>), 0
|
|
$zmm0 = COPY %2(<16 x s32>)
|
|
RET 0, implicit $ymm0
|
|
|
|
...
|
|
---
|
|
name: test_insert_256_idx0_undef
|
|
alignment: 16
|
|
legalized: true
|
|
regBankSelected: true
|
|
registers:
|
|
- { id: 0, class: vecr }
|
|
- { id: 1, class: vecr }
|
|
- { id: 2, class: vecr }
|
|
body: |
|
|
bb.1 (%ir-block.0):
|
|
liveins: $ymm0, $ymm1
|
|
|
|
; ALL-LABEL: name: test_insert_256_idx0_undef
|
|
; ALL: liveins: $ymm0, $ymm1
|
|
; ALL-NEXT: {{ $}}
|
|
; ALL-NEXT: [[COPY:%[0-9]+]]:vr256x = COPY $ymm1
|
|
; ALL-NEXT: [[DEF:%[0-9]+]]:vr512 = IMPLICIT_DEF
|
|
; ALL-NEXT: [[INSERT_SUBREG:%[0-9]+]]:vr512 = INSERT_SUBREG [[DEF]], [[COPY]], %subreg.sub_ymm
|
|
; ALL-NEXT: $zmm0 = COPY [[INSERT_SUBREG]]
|
|
; ALL-NEXT: RET 0, implicit $ymm0
|
|
%0(<16 x s32>) = IMPLICIT_DEF
|
|
%1(<8 x s32>) = COPY $ymm1
|
|
%2(<16 x s32>) = G_INSERT %0(<16 x s32>), %1(<8 x s32>), 0
|
|
$zmm0 = COPY %2(<16 x s32>)
|
|
RET 0, implicit $ymm0
|
|
|
|
...
|
|
---
|
|
name: test_insert_256_idx1
|
|
alignment: 16
|
|
legalized: true
|
|
regBankSelected: true
|
|
registers:
|
|
- { id: 0, class: vecr }
|
|
- { id: 1, class: vecr }
|
|
- { id: 2, class: vecr }
|
|
body: |
|
|
bb.1 (%ir-block.0):
|
|
liveins: $ymm0, $ymm1
|
|
|
|
; ALL-LABEL: name: test_insert_256_idx1
|
|
; ALL: liveins: $ymm0, $ymm1
|
|
; ALL-NEXT: {{ $}}
|
|
; ALL-NEXT: [[COPY:%[0-9]+]]:vr512 = COPY $zmm0
|
|
; ALL-NEXT: [[COPY1:%[0-9]+]]:vr256x = COPY $ymm1
|
|
; ALL-NEXT: [[VINSERTF64X4Zrri:%[0-9]+]]:vr512 = VINSERTF64X4Zrri [[COPY]], [[COPY1]], 1
|
|
; ALL-NEXT: $zmm0 = COPY [[VINSERTF64X4Zrri]]
|
|
; ALL-NEXT: RET 0, implicit $ymm0
|
|
%0(<16 x s32>) = COPY $zmm0
|
|
%1(<8 x s32>) = COPY $ymm1
|
|
%2(<16 x s32>) = G_INSERT %0(<16 x s32>), %1(<8 x s32>), 256
|
|
$zmm0 = COPY %2(<16 x s32>)
|
|
RET 0, implicit $ymm0
|
|
...
|
|
---
|
|
name: test_insert_256_idx1_undef
|
|
alignment: 16
|
|
legalized: true
|
|
regBankSelected: true
|
|
registers:
|
|
- { id: 0, class: vecr }
|
|
- { id: 1, class: vecr }
|
|
- { id: 2, class: vecr }
|
|
body: |
|
|
bb.1 (%ir-block.0):
|
|
liveins: $ymm0, $ymm1
|
|
|
|
; ALL-LABEL: name: test_insert_256_idx1_undef
|
|
; ALL: liveins: $ymm0, $ymm1
|
|
; ALL-NEXT: {{ $}}
|
|
; ALL-NEXT: [[DEF:%[0-9]+]]:vr512 = IMPLICIT_DEF
|
|
; ALL-NEXT: [[COPY:%[0-9]+]]:vr256x = COPY $ymm1
|
|
; ALL-NEXT: [[VINSERTF64X4Zrri:%[0-9]+]]:vr512 = VINSERTF64X4Zrri [[DEF]], [[COPY]], 1
|
|
; ALL-NEXT: $zmm0 = COPY [[VINSERTF64X4Zrri]]
|
|
; ALL-NEXT: RET 0, implicit $ymm0
|
|
%0(<16 x s32>) = IMPLICIT_DEF
|
|
%1(<8 x s32>) = COPY $ymm1
|
|
%2(<16 x s32>) = G_INSERT %0(<16 x s32>), %1(<8 x s32>), 256
|
|
$zmm0 = COPY %2(<16 x s32>)
|
|
RET 0, implicit $ymm0
|
|
...
|