derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
440 lines
19 KiB
LLVM
440 lines
19 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+sse3,+sse4a | FileCheck %s --check-prefix=ALL --check-prefix=AMD10H
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+ssse3,+sse4a | FileCheck %s --check-prefix=ALL --check-prefix=BTVER1
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx,+sse4a | FileCheck %s --check-prefix=ALL --check-prefix=BTVER2
|
|
|
|
;
|
|
; EXTRQI
|
|
;
|
|
|
|
; A length of zero is equivalent to a bit length of 64.
|
|
define <2 x i64> @extrqi_len0_idx0(<2 x i64> %a) {
|
|
; ALL-LABEL: extrqi_len0_idx0:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: retq
|
|
%1 = tail call <2 x i64> @llvm.x86.sse4a.extrqi(<2 x i64> %a, i8 0, i8 0)
|
|
ret <2 x i64> %1
|
|
}
|
|
|
|
define <2 x i64> @extrqi_len8_idx16(<2 x i64> %a) {
|
|
; ALL-LABEL: extrqi_len8_idx16:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: extrq {{.*#+}} xmm0 = xmm0[2],zero,zero,zero,zero,zero,zero,zero,xmm0[u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%1 = tail call <2 x i64> @llvm.x86.sse4a.extrqi(<2 x i64> %a, i8 8, i8 16)
|
|
ret <2 x i64> %1
|
|
}
|
|
|
|
; If the length + index exceeds the bottom 64 bits the result is undefined.
|
|
define <2 x i64> @extrqi_len32_idx48(<2 x i64> %a) {
|
|
; ALL-LABEL: extrqi_len32_idx48:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: extrq {{.*#+}} xmm0 = xmm0[u,u,u,u,u,u,u,u,u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%1 = tail call <2 x i64> @llvm.x86.sse4a.extrqi(<2 x i64> %a, i8 32, i8 48)
|
|
ret <2 x i64> %1
|
|
}
|
|
|
|
define <16 x i8> @shuf_0zzzuuuuuuuuuuuu(<16 x i8> %a0) {
|
|
; AMD10H-LABEL: shuf_0zzzuuuuuuuuuuuu:
|
|
; AMD10H: # %bb.0:
|
|
; AMD10H-NEXT: extrq {{.*#+}} xmm0 = xmm0[0],zero,zero,zero,zero,zero,zero,zero,xmm0[u,u,u,u,u,u,u,u]
|
|
; AMD10H-NEXT: retq
|
|
;
|
|
; BTVER1-LABEL: shuf_0zzzuuuuuuuuuuuu:
|
|
; BTVER1: # %bb.0:
|
|
; BTVER1-NEXT: extrq {{.*#+}} xmm0 = xmm0[0],zero,zero,zero,zero,zero,zero,zero,xmm0[u,u,u,u,u,u,u,u]
|
|
; BTVER1-NEXT: retq
|
|
;
|
|
; BTVER2-LABEL: shuf_0zzzuuuuuuuuuuuu:
|
|
; BTVER2: # %bb.0:
|
|
; BTVER2-NEXT: vpmovzxbq {{.*#+}} xmm0 = xmm0[0],zero,zero,zero,zero,zero,zero,zero,xmm0[1],zero,zero,zero,zero,zero,zero,zero
|
|
; BTVER2-NEXT: retq
|
|
%s = shufflevector <16 x i8> %a0, <16 x i8> zeroinitializer, <16 x i32> <i32 0, i32 16, i32 16, i32 16, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <16 x i8> %s
|
|
}
|
|
|
|
define <16 x i8> @shuf_0zzzzzzz1zzzzzzz(<16 x i8> %a0) {
|
|
; AMD10H-LABEL: shuf_0zzzzzzz1zzzzzzz:
|
|
; AMD10H: # %bb.0:
|
|
; AMD10H-NEXT: movdqa %xmm0, %xmm1
|
|
; AMD10H-NEXT: extrq {{.*#+}} xmm1 = xmm1[1],zero,zero,zero,zero,zero,zero,zero,xmm1[u,u,u,u,u,u,u,u]
|
|
; AMD10H-NEXT: extrq {{.*#+}} xmm0 = xmm0[0],zero,zero,zero,zero,zero,zero,zero,xmm0[u,u,u,u,u,u,u,u]
|
|
; AMD10H-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; AMD10H-NEXT: retq
|
|
;
|
|
; BTVER1-LABEL: shuf_0zzzzzzz1zzzzzzz:
|
|
; BTVER1: # %bb.0:
|
|
; BTVER1-NEXT: pshufb {{.*#+}} xmm0 = xmm0[0],zero,zero,zero,zero,zero,zero,zero,xmm0[1],zero,zero,zero,zero,zero,zero,zero
|
|
; BTVER1-NEXT: retq
|
|
;
|
|
; BTVER2-LABEL: shuf_0zzzzzzz1zzzzzzz:
|
|
; BTVER2: # %bb.0:
|
|
; BTVER2-NEXT: vpmovzxbq {{.*#+}} xmm0 = xmm0[0],zero,zero,zero,zero,zero,zero,zero,xmm0[1],zero,zero,zero,zero,zero,zero,zero
|
|
; BTVER2-NEXT: retq
|
|
%s = shufflevector <16 x i8> %a0, <16 x i8> zeroinitializer, <16 x i32> <i32 0, i32 16, i32 16, i32 16, i32 16, i32 16, i32 16, i32 16, i32 1, i32 16, i32 16, i32 16, i32 16, i32 16, i32 16, i32 16>
|
|
ret <16 x i8> %s
|
|
}
|
|
|
|
define <16 x i8> @shuf_2zzzzzzz3zzzzzzz(<16 x i8> %a0) {
|
|
; AMD10H-LABEL: shuf_2zzzzzzz3zzzzzzz:
|
|
; AMD10H: # %bb.0:
|
|
; AMD10H-NEXT: movdqa %xmm0, %xmm1
|
|
; AMD10H-NEXT: extrq {{.*#+}} xmm1 = xmm1[3],zero,zero,zero,zero,zero,zero,zero,xmm1[u,u,u,u,u,u,u,u]
|
|
; AMD10H-NEXT: extrq {{.*#+}} xmm0 = xmm0[2],zero,zero,zero,zero,zero,zero,zero,xmm0[u,u,u,u,u,u,u,u]
|
|
; AMD10H-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; AMD10H-NEXT: retq
|
|
;
|
|
; BTVER1-LABEL: shuf_2zzzzzzz3zzzzzzz:
|
|
; BTVER1: # %bb.0:
|
|
; BTVER1-NEXT: pshufb {{.*#+}} xmm0 = xmm0[2],zero,zero,zero,zero,zero,zero,zero,xmm0[3],zero,zero,zero,zero,zero,zero,zero
|
|
; BTVER1-NEXT: retq
|
|
;
|
|
; BTVER2-LABEL: shuf_2zzzzzzz3zzzzzzz:
|
|
; BTVER2: # %bb.0:
|
|
; BTVER2-NEXT: vpsrld $16, %xmm0, %xmm0
|
|
; BTVER2-NEXT: vpmovzxbq {{.*#+}} xmm0 = xmm0[0],zero,zero,zero,zero,zero,zero,zero,xmm0[1],zero,zero,zero,zero,zero,zero,zero
|
|
; BTVER2-NEXT: retq
|
|
%s = shufflevector <16 x i8> %a0, <16 x i8> zeroinitializer, <16 x i32> <i32 2, i32 16, i32 16, i32 16, i32 16, i32 16, i32 16, i32 16, i32 3, i32 16, i32 16, i32 16, i32 16, i32 16, i32 16, i32 16>
|
|
ret <16 x i8> %s
|
|
}
|
|
|
|
define <16 x i8> @shuf_01zzuuuuuuuuuuuu(<16 x i8> %a0) {
|
|
; AMD10H-LABEL: shuf_01zzuuuuuuuuuuuu:
|
|
; AMD10H: # %bb.0:
|
|
; AMD10H-NEXT: extrq {{.*#+}} xmm0 = xmm0[0,1],zero,zero,zero,zero,zero,zero,xmm0[u,u,u,u,u,u,u,u]
|
|
; AMD10H-NEXT: retq
|
|
;
|
|
; BTVER1-LABEL: shuf_01zzuuuuuuuuuuuu:
|
|
; BTVER1: # %bb.0:
|
|
; BTVER1-NEXT: extrq {{.*#+}} xmm0 = xmm0[0,1],zero,zero,zero,zero,zero,zero,xmm0[u,u,u,u,u,u,u,u]
|
|
; BTVER1-NEXT: retq
|
|
;
|
|
; BTVER2-LABEL: shuf_01zzuuuuuuuuuuuu:
|
|
; BTVER2: # %bb.0:
|
|
; BTVER2-NEXT: vpmovzxwq {{.*#+}} xmm0 = xmm0[0],zero,zero,zero,xmm0[1],zero,zero,zero
|
|
; BTVER2-NEXT: retq
|
|
%s = shufflevector <16 x i8> %a0, <16 x i8> zeroinitializer, <16 x i32> <i32 0, i32 1, i32 16, i32 16, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <16 x i8> %s
|
|
}
|
|
|
|
define <16 x i8> @shuf_01zzzzzz23zzzzzz(<16 x i8> %a0) {
|
|
; AMD10H-LABEL: shuf_01zzzzzz23zzzzzz:
|
|
; AMD10H: # %bb.0:
|
|
; AMD10H-NEXT: movdqa %xmm0, %xmm1
|
|
; AMD10H-NEXT: extrq {{.*#+}} xmm1 = xmm1[2,3],zero,zero,zero,zero,zero,zero,xmm1[u,u,u,u,u,u,u,u]
|
|
; AMD10H-NEXT: extrq {{.*#+}} xmm0 = xmm0[0,1],zero,zero,zero,zero,zero,zero,xmm0[u,u,u,u,u,u,u,u]
|
|
; AMD10H-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; AMD10H-NEXT: retq
|
|
;
|
|
; BTVER1-LABEL: shuf_01zzzzzz23zzzzzz:
|
|
; BTVER1: # %bb.0:
|
|
; BTVER1-NEXT: pshufb {{.*#+}} xmm0 = xmm0[0,1],zero,zero,zero,zero,zero,zero,xmm0[2,3],zero,zero,zero,zero,zero,zero
|
|
; BTVER1-NEXT: retq
|
|
;
|
|
; BTVER2-LABEL: shuf_01zzzzzz23zzzzzz:
|
|
; BTVER2: # %bb.0:
|
|
; BTVER2-NEXT: vpmovzxwq {{.*#+}} xmm0 = xmm0[0],zero,zero,zero,xmm0[1],zero,zero,zero
|
|
; BTVER2-NEXT: retq
|
|
%s = shufflevector <16 x i8> %a0, <16 x i8> zeroinitializer, <16 x i32> <i32 0, i32 1, i32 16, i32 16, i32 16, i32 16, i32 16, i32 16, i32 2, i32 3, i32 16, i32 16, i32 16, i32 16, i32 16, i32 16>
|
|
ret <16 x i8> %s
|
|
}
|
|
|
|
define <16 x i8> @shuf_1zzzuuuuuuuuuuuu(<16 x i8> %a0) {
|
|
; ALL-LABEL: shuf_1zzzuuuuuuuuuuuu:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: extrq {{.*#+}} xmm0 = xmm0[1],zero,zero,zero,zero,zero,zero,zero,xmm0[u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%s = shufflevector <16 x i8> %a0, <16 x i8> zeroinitializer, <16 x i32> <i32 1, i32 16, i32 16, i32 16, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <16 x i8> %s
|
|
}
|
|
|
|
define <8 x i16> @shuf_1zzzuuuu(<8 x i16> %a0) {
|
|
; ALL-LABEL: shuf_1zzzuuuu:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: extrq {{.*#+}} xmm0 = xmm0[2,3],zero,zero,zero,zero,zero,zero,xmm0[u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%s = shufflevector <8 x i16> %a0, <8 x i16> zeroinitializer, <8 x i32> <i32 1, i32 8, i32 8, i32 8, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <8 x i16> @shuf_12zzuuuu(<8 x i16> %a0) {
|
|
; ALL-LABEL: shuf_12zzuuuu:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: extrq {{.*#+}} xmm0 = xmm0[2,3,4,5],zero,zero,zero,zero,xmm0[u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%s = shufflevector <8 x i16> %a0, <8 x i16> zeroinitializer, <8 x i32> <i32 1, i32 2, i32 8, i32 8, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <8 x i16> @shuf_012zuuuu(<8 x i16> %a0) {
|
|
; AMD10H-LABEL: shuf_012zuuuu:
|
|
; AMD10H: # %bb.0:
|
|
; AMD10H-NEXT: extrq {{.*#+}} xmm0 = xmm0[0,1,2,3,4,5],zero,zero,xmm0[u,u,u,u,u,u,u,u]
|
|
; AMD10H-NEXT: retq
|
|
;
|
|
; BTVER1-LABEL: shuf_012zuuuu:
|
|
; BTVER1: # %bb.0:
|
|
; BTVER1-NEXT: extrq {{.*#+}} xmm0 = xmm0[0,1,2,3,4,5],zero,zero,xmm0[u,u,u,u,u,u,u,u]
|
|
; BTVER1-NEXT: retq
|
|
;
|
|
; BTVER2-LABEL: shuf_012zuuuu:
|
|
; BTVER2: # %bb.0:
|
|
; BTVER2-NEXT: vpxor %xmm1, %xmm1, %xmm1
|
|
; BTVER2-NEXT: vpblendw {{.*#+}} xmm0 = xmm0[0,1,2],xmm1[3],xmm0[4,5,6,7]
|
|
; BTVER2-NEXT: retq
|
|
%s = shufflevector <8 x i16> %a0, <8 x i16> zeroinitializer, <8 x i32> <i32 0, i32 1, i32 2, i32 8, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <8 x i16> @shuf_0zzz1zzz(<8 x i16> %a0) {
|
|
; AMD10H-LABEL: shuf_0zzz1zzz:
|
|
; AMD10H: # %bb.0:
|
|
; AMD10H-NEXT: movdqa %xmm0, %xmm1
|
|
; AMD10H-NEXT: extrq {{.*#+}} xmm1 = xmm1[2,3],zero,zero,zero,zero,zero,zero,xmm1[u,u,u,u,u,u,u,u]
|
|
; AMD10H-NEXT: extrq {{.*#+}} xmm0 = xmm0[0,1],zero,zero,zero,zero,zero,zero,xmm0[u,u,u,u,u,u,u,u]
|
|
; AMD10H-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; AMD10H-NEXT: retq
|
|
;
|
|
; BTVER1-LABEL: shuf_0zzz1zzz:
|
|
; BTVER1: # %bb.0:
|
|
; BTVER1-NEXT: pshufb {{.*#+}} xmm0 = xmm0[0,1],zero,zero,zero,zero,zero,zero,xmm0[2,3],zero,zero,zero,zero,zero,zero
|
|
; BTVER1-NEXT: retq
|
|
;
|
|
; BTVER2-LABEL: shuf_0zzz1zzz:
|
|
; BTVER2: # %bb.0:
|
|
; BTVER2-NEXT: vpmovzxwq {{.*#+}} xmm0 = xmm0[0],zero,zero,zero,xmm0[1],zero,zero,zero
|
|
; BTVER2-NEXT: retq
|
|
%s = shufflevector <8 x i16> %a0, <8 x i16> zeroinitializer, <8 x i32> <i32 0, i32 8, i32 8, i32 8, i32 1, i32 8, i32 8, i32 8>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <4 x i32> @shuf_0z1z(<4 x i32> %a0) {
|
|
; AMD10H-LABEL: shuf_0z1z:
|
|
; AMD10H: # %bb.0:
|
|
; AMD10H-NEXT: xorps %xmm1, %xmm1
|
|
; AMD10H-NEXT: unpcklps {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; AMD10H-NEXT: retq
|
|
;
|
|
; BTVER1-LABEL: shuf_0z1z:
|
|
; BTVER1: # %bb.0:
|
|
; BTVER1-NEXT: xorps %xmm1, %xmm1
|
|
; BTVER1-NEXT: unpcklps {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; BTVER1-NEXT: retq
|
|
;
|
|
; BTVER2-LABEL: shuf_0z1z:
|
|
; BTVER2: # %bb.0:
|
|
; BTVER2-NEXT: vpmovzxdq {{.*#+}} xmm0 = xmm0[0],zero,xmm0[1],zero
|
|
; BTVER2-NEXT: retq
|
|
%s = shufflevector <4 x i32> %a0, <4 x i32> zeroinitializer, <4 x i32> <i32 0, i32 4, i32 1, i32 4>
|
|
ret <4 x i32> %s
|
|
}
|
|
|
|
;
|
|
; INSERTQI
|
|
;
|
|
|
|
; A length of zero is equivalent to a bit length of 64.
|
|
define <2 x i64> @insertqi_len0_idx0(<2 x i64> %a, <2 x i64> %b) {
|
|
; AMD10H-LABEL: insertqi_len0_idx0:
|
|
; AMD10H: # %bb.0:
|
|
; AMD10H-NEXT: movaps %xmm1, %xmm0
|
|
; AMD10H-NEXT: retq
|
|
;
|
|
; BTVER1-LABEL: insertqi_len0_idx0:
|
|
; BTVER1: # %bb.0:
|
|
; BTVER1-NEXT: movaps %xmm1, %xmm0
|
|
; BTVER1-NEXT: retq
|
|
;
|
|
; BTVER2-LABEL: insertqi_len0_idx0:
|
|
; BTVER2: # %bb.0:
|
|
; BTVER2-NEXT: vmovaps %xmm1, %xmm0
|
|
; BTVER2-NEXT: retq
|
|
%1 = tail call <2 x i64> @llvm.x86.sse4a.insertqi(<2 x i64> %a, <2 x i64> %b, i8 0, i8 0)
|
|
ret <2 x i64> %1
|
|
}
|
|
|
|
define <2 x i64> @insertqi_len8_idx16(<2 x i64> %a, <2 x i64> %b) {
|
|
; ALL-LABEL: insertqi_len8_idx16:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: insertq {{.*#+}} xmm0 = xmm0[0,1],xmm1[0],xmm0[3,4,5,6,7,u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%1 = tail call <2 x i64> @llvm.x86.sse4a.insertqi(<2 x i64> %a, <2 x i64> %b, i8 8, i8 16)
|
|
ret <2 x i64> %1
|
|
}
|
|
|
|
; If the length + index exceeds the bottom 64 bits the result is undefined
|
|
define <2 x i64> @insertqi_len32_idx48(<2 x i64> %a, <2 x i64> %b) {
|
|
; ALL-LABEL: insertqi_len32_idx48:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: insertq {{.*#+}} xmm0 = xmm0[u,u,u,u,u,u,u,u,u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%1 = tail call <2 x i64> @llvm.x86.sse4a.insertqi(<2 x i64> %a, <2 x i64> %b, i8 32, i8 48)
|
|
ret <2 x i64> %1
|
|
}
|
|
|
|
define <16 x i8> @shuf_0_0_2_3_uuuu_uuuu_uuuu(<16 x i8> %a0, <16 x i8> %a1) {
|
|
; ALL-LABEL: shuf_0_0_2_3_uuuu_uuuu_uuuu:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: insertq {{.*#+}} xmm0 = xmm0[0,0,2,3,4,5,6,7,u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%s = shufflevector <16 x i8> %a0, <16 x i8> %a1, <16 x i32> <i32 0, i32 0, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <16 x i8> %s
|
|
}
|
|
|
|
define <16 x i8> @shuf_0_16_2_3_uuuu_uuuu_uuuu(<16 x i8> %a0, <16 x i8> %a1) {
|
|
; ALL-LABEL: shuf_0_16_2_3_uuuu_uuuu_uuuu:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: insertq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[2,3,4,5,6,7,u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%s = shufflevector <16 x i8> %a0, <16 x i8> %a1, <16 x i32> <i32 0, i32 16, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <16 x i8> %s
|
|
}
|
|
|
|
define <16 x i8> @shuf_16_1_2_3_uuuu_uuuu_uuuu(<16 x i8> %a0, <16 x i8> %a1) {
|
|
; ALL-LABEL: shuf_16_1_2_3_uuuu_uuuu_uuuu:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: insertq {{.*#+}} xmm0 = xmm1[0],xmm0[1,2,3,4,5,6,7,u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%s = shufflevector <16 x i8> %a0, <16 x i8> %a1, <16 x i32> <i32 16, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <16 x i8> %s
|
|
}
|
|
|
|
define <8 x i16> @shuf_0823uuuu(<8 x i16> %a0, <8 x i16> %a1) {
|
|
; ALL-LABEL: shuf_0823uuuu:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: insertq {{.*#+}} xmm0 = xmm0[0,1],xmm1[0,1],xmm0[4,5,6,7,u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%s = shufflevector <8 x i16> %a0, <8 x i16> %a1, <8 x i32> <i32 0, i32 8, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <8 x i16> @shuf_0183uuuu(<8 x i16> %a0, <8 x i16> %a1) {
|
|
; ALL-LABEL: shuf_0183uuuu:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: insertq {{.*#+}} xmm0 = xmm0[0,1,2,3],xmm1[0,1],xmm0[6,7,u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%s = shufflevector <8 x i16> %a0, <8 x i16> %a1, <8 x i32> <i32 0, i32 1, i32 8, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <8 x i16> @shuf_0128uuuu(<8 x i16> %a0, <8 x i16> %a1) {
|
|
; ALL-LABEL: shuf_0128uuuu:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: insertq {{.*#+}} xmm0 = xmm0[0,1,2,3,4,5],xmm1[0,1],xmm0[u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%s = shufflevector <8 x i16> %a0, <8 x i16> %a1, <8 x i32> <i32 0, i32 1, i32 2, i32 8, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <8 x i16> @shuf_0893uuuu(<8 x i16> %a0, <8 x i16> %a1) {
|
|
; ALL-LABEL: shuf_0893uuuu:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: insertq {{.*#+}} xmm0 = xmm0[0,1],xmm1[0,1,2,3],xmm0[6,7,u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%s = shufflevector <8 x i16> %a0, <8 x i16> %a1, <8 x i32> <i32 0, i32 8, i32 9, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <8 x i16> @shuf_089Auuuu(<8 x i16> %a0, <8 x i16> %a1) {
|
|
; ALL-LABEL: shuf_089Auuuu:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: insertq {{.*#+}} xmm0 = xmm0[0,1],xmm1[0,1,2,3,4,5],xmm0[u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%s = shufflevector <8 x i16> %a0, <8 x i16> %a1, <8 x i32> <i32 0, i32 8, i32 9, i32 10, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
define <8 x i16> @shuf_089uuuuu(<8 x i16> %a0, <8 x i16> %a1) {
|
|
; ALL-LABEL: shuf_089uuuuu:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: insertq {{.*#+}} xmm0 = xmm0[0,1],xmm1[0,1,2,3],xmm0[6,7,u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%s = shufflevector <8 x i16> %a0, <8 x i16> %a1, <8 x i32> <i32 0, i32 8, i32 9, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <8 x i16> %s
|
|
}
|
|
|
|
;
|
|
; Special Cases
|
|
;
|
|
|
|
; Out of range.
|
|
define <16 x i8> @shuffle_8_18_uuuuuuuuuuuuuu(<16 x i8> %a, <16 x i8> %b) {
|
|
; AMD10H-LABEL: shuffle_8_18_uuuuuuuuuuuuuu:
|
|
; AMD10H: # %bb.0:
|
|
; AMD10H-NEXT: psrld $16, %xmm1
|
|
; AMD10H-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,2,3]
|
|
; AMD10H-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1],xmm0[2],xmm1[2],xmm0[3],xmm1[3],xmm0[4],xmm1[4],xmm0[5],xmm1[5],xmm0[6],xmm1[6],xmm0[7],xmm1[7]
|
|
; AMD10H-NEXT: retq
|
|
;
|
|
; BTVER1-LABEL: shuffle_8_18_uuuuuuuuuuuuuu:
|
|
; BTVER1: # %bb.0:
|
|
; BTVER1-NEXT: psrld $16, %xmm1
|
|
; BTVER1-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,2,3]
|
|
; BTVER1-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1],xmm0[2],xmm1[2],xmm0[3],xmm1[3],xmm0[4],xmm1[4],xmm0[5],xmm1[5],xmm0[6],xmm1[6],xmm0[7],xmm1[7]
|
|
; BTVER1-NEXT: retq
|
|
;
|
|
; BTVER2-LABEL: shuffle_8_18_uuuuuuuuuuuuuu:
|
|
; BTVER2: # %bb.0:
|
|
; BTVER2-NEXT: vpsrld $16, %xmm1, %xmm1
|
|
; BTVER2-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,2,3]
|
|
; BTVER2-NEXT: vpunpcklbw {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1],xmm0[2],xmm1[2],xmm0[3],xmm1[3],xmm0[4],xmm1[4],xmm0[5],xmm1[5],xmm0[6],xmm1[6],xmm0[7],xmm1[7]
|
|
; BTVER2-NEXT: retq
|
|
%1 = shufflevector <16 x i8> %a, <16 x i8> %b, <16 x i32> <i32 8, i32 18, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <16 x i8> %1
|
|
}
|
|
|
|
define <16 x i8> @shuffle_uu_0_5_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu(<16 x i8> %v) {
|
|
; AMD10H-LABEL: shuffle_uu_0_5_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu:
|
|
; AMD10H: # %bb.0:
|
|
; AMD10H-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; AMD10H-NEXT: pshufd {{.*#+}} xmm0 = xmm0[0,2,2,3]
|
|
; AMD10H-NEXT: pshuflw {{.*#+}} xmm0 = xmm0[0,3,2,3,4,5,6,7]
|
|
; AMD10H-NEXT: retq
|
|
;
|
|
; BTVER1-LABEL: shuffle_uu_0_5_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu:
|
|
; BTVER1: # %bb.0:
|
|
; BTVER1-NEXT: pshufb {{.*#+}} xmm0 = xmm0[0,0,5,5,4,4,5,5,4,4,5,5,6,6,7,7]
|
|
; BTVER1-NEXT: retq
|
|
;
|
|
; BTVER2-LABEL: shuffle_uu_0_5_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu:
|
|
; BTVER2: # %bb.0:
|
|
; BTVER2-NEXT: vpshufb {{.*#+}} xmm0 = xmm0[0,0,5,5,4,4,5,5,4,4,5,5,6,6,7,7]
|
|
; BTVER2-NEXT: retq
|
|
%1 = shufflevector <16 x i8> %v, <16 x i8> zeroinitializer, <16 x i32> <i32 undef, i32 0, i32 5, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <16 x i8> %1
|
|
}
|
|
|
|
define <16 x i8> @shuffle_uu_16_4_16_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu(<16 x i8> %v) {
|
|
; AMD10H-LABEL: shuffle_uu_16_4_16_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu:
|
|
; AMD10H: # %bb.0:
|
|
; AMD10H-NEXT: pslldq {{.*#+}} xmm0 = zero,zero,zero,zero,zero,zero,zero,zero,zero,zero,zero,xmm0[0,1,2,3,4]
|
|
; AMD10H-NEXT: psrldq {{.*#+}} xmm0 = xmm0[15],zero,zero,zero,zero,zero,zero,zero,zero,zero,zero,zero,zero,zero,zero,zero
|
|
; AMD10H-NEXT: pslldq {{.*#+}} xmm0 = zero,zero,xmm0[0,1,2,3,4,5,6,7,8,9,10,11,12,13]
|
|
; AMD10H-NEXT: retq
|
|
;
|
|
; BTVER1-LABEL: shuffle_uu_16_4_16_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu:
|
|
; BTVER1: # %bb.0:
|
|
; BTVER1-NEXT: pshufb {{.*#+}} xmm0 = xmm0[u],zero,xmm0[4],zero,xmm0[u,u,u,u,u,u,u,u,u,u,u,u]
|
|
; BTVER1-NEXT: retq
|
|
;
|
|
; BTVER2-LABEL: shuffle_uu_16_4_16_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu:
|
|
; BTVER2: # %bb.0:
|
|
; BTVER2-NEXT: vpshufb {{.*#+}} xmm0 = xmm0[u],zero,xmm0[4],zero,xmm0[u,u,u,u,u,u,u,u,u,u,u,u]
|
|
; BTVER2-NEXT: retq
|
|
%1 = shufflevector <16 x i8> %v, <16 x i8> zeroinitializer, <16 x i32> <i32 undef, i32 16, i32 4, i32 16, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <16 x i8> %1
|
|
}
|
|
|
|
define <16 x i8> @shuffle_uu_uu_4_16_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu(<16 x i8> %v) {
|
|
; ALL-LABEL: shuffle_uu_uu_4_16_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu:
|
|
; ALL: # %bb.0:
|
|
; ALL-NEXT: extrq {{.*#+}} xmm0 = xmm0[2,3,4],zero,zero,zero,zero,zero,xmm0[u,u,u,u,u,u,u,u]
|
|
; ALL-NEXT: retq
|
|
%1 = shufflevector <16 x i8> %v, <16 x i8> zeroinitializer, <16 x i32> <i32 undef, i32 undef, i32 4, i32 16, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
ret <16 x i8> %1
|
|
}
|
|
|
|
declare <2 x i64> @llvm.x86.sse4a.extrqi(<2 x i64>, i8, i8) nounwind
|
|
declare <2 x i64> @llvm.x86.sse4a.insertqi(<2 x i64>, <2 x i64>, i8, i8) nounwind
|