derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
106 lines
3.5 KiB
LLVM
106 lines
3.5 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
|
|
; RUN: opt -S -passes=instcombine < %s | FileCheck %s
|
|
|
|
define i64 @sel_false_val_is_a_masked_shl_of_true_val1(i32 %x, i64 %y) {
|
|
; CHECK-LABEL: @sel_false_val_is_a_masked_shl_of_true_val1(
|
|
; CHECK-NEXT: [[TMP1:%.*]] = shl i32 [[X:%.*]], 2
|
|
; CHECK-NEXT: [[TMP2:%.*]] = and i32 [[TMP1]], 60
|
|
; CHECK-NEXT: [[TMP3:%.*]] = zext nneg i32 [[TMP2]] to i64
|
|
; CHECK-NEXT: [[TMP4:%.*]] = ashr i64 [[Y:%.*]], [[TMP3]]
|
|
; CHECK-NEXT: ret i64 [[TMP4]]
|
|
;
|
|
%1 = and i32 %x, 15
|
|
%2 = shl nuw nsw i32 %1, 2
|
|
%3 = zext i32 %2 to i64
|
|
%4 = icmp eq i32 %1, 0
|
|
%5 = ashr i64 %y, %3
|
|
%6 = select i1 %4, i64 %y, i64 %5
|
|
ret i64 %6
|
|
}
|
|
|
|
define i64 @sel_false_val_is_a_masked_shl_of_true_val2(i32 %x, i64 %y) {
|
|
; CHECK-LABEL: @sel_false_val_is_a_masked_shl_of_true_val2(
|
|
; CHECK-NEXT: [[TMP1:%.*]] = shl i32 [[X:%.*]], 2
|
|
; CHECK-NEXT: [[TMP2:%.*]] = and i32 [[TMP1]], 60
|
|
; CHECK-NEXT: [[TMP3:%.*]] = zext nneg i32 [[TMP2]] to i64
|
|
; CHECK-NEXT: [[TMP4:%.*]] = ashr i64 [[Y:%.*]], [[TMP3]]
|
|
; CHECK-NEXT: ret i64 [[TMP4]]
|
|
;
|
|
%1 = and i32 %x, 15
|
|
%2 = shl nuw nsw i32 %1, 2
|
|
%3 = zext i32 %2 to i64
|
|
%4 = icmp eq i32 %2, 0
|
|
%5 = ashr i64 %y, %3
|
|
%6 = select i1 %4, i64 %y, i64 %5
|
|
ret i64 %6
|
|
}
|
|
|
|
define i64 @sel_false_val_is_a_masked_lshr_of_true_val1(i32 %x, i64 %y) {
|
|
; CHECK-LABEL: @sel_false_val_is_a_masked_lshr_of_true_val1(
|
|
; CHECK-NEXT: [[TMP1:%.*]] = lshr i32 [[X:%.*]], 2
|
|
; CHECK-NEXT: [[TMP2:%.*]] = and i32 [[TMP1]], 15
|
|
; CHECK-NEXT: [[TMP3:%.*]] = zext nneg i32 [[TMP2]] to i64
|
|
; CHECK-NEXT: [[TMP4:%.*]] = ashr i64 [[Y:%.*]], [[TMP3]]
|
|
; CHECK-NEXT: ret i64 [[TMP4]]
|
|
;
|
|
%1 = and i32 %x, 60
|
|
%2 = lshr i32 %1, 2
|
|
%3 = zext i32 %2 to i64
|
|
%4 = icmp eq i32 %1, 0
|
|
%5 = ashr i64 %y, %3
|
|
%6 = select i1 %4, i64 %y, i64 %5
|
|
ret i64 %6
|
|
}
|
|
|
|
define i64 @sel_false_val_is_a_masked_lshr_of_true_val2(i32 %x, i64 %y) {
|
|
; CHECK-LABEL: @sel_false_val_is_a_masked_lshr_of_true_val2(
|
|
; CHECK-NEXT: [[TMP1:%.*]] = lshr i32 [[X:%.*]], 2
|
|
; CHECK-NEXT: [[TMP2:%.*]] = and i32 [[TMP1]], 15
|
|
; CHECK-NEXT: [[TMP3:%.*]] = zext nneg i32 [[TMP2]] to i64
|
|
; CHECK-NEXT: [[TMP4:%.*]] = ashr i64 [[Y:%.*]], [[TMP3]]
|
|
; CHECK-NEXT: ret i64 [[TMP4]]
|
|
;
|
|
%1 = and i32 %x, 60
|
|
%2 = lshr i32 %1, 2
|
|
%3 = zext i32 %2 to i64
|
|
%4 = icmp eq i32 %2, 0
|
|
%5 = ashr i64 %y, %3
|
|
%6 = select i1 %4, i64 %y, i64 %5
|
|
ret i64 %6
|
|
}
|
|
|
|
define i64 @sel_false_val_is_a_masked_ashr_of_true_val1(i32 %x, i64 %y) {
|
|
; CHECK-LABEL: @sel_false_val_is_a_masked_ashr_of_true_val1(
|
|
; CHECK-NEXT: [[TMP1:%.*]] = ashr i32 [[X:%.*]], 2
|
|
; CHECK-NEXT: [[TMP2:%.*]] = and i32 [[TMP1]], -536870897
|
|
; CHECK-NEXT: [[TMP3:%.*]] = zext nneg i32 [[TMP2]] to i64
|
|
; CHECK-NEXT: [[TMP4:%.*]] = ashr i64 [[Y:%.*]], [[TMP3]]
|
|
; CHECK-NEXT: ret i64 [[TMP4]]
|
|
;
|
|
%1 = and i32 %x, -2147483588
|
|
%2 = ashr i32 %1, 2
|
|
%3 = zext i32 %2 to i64
|
|
%4 = icmp eq i32 %1, 0
|
|
%5 = ashr i64 %y, %3
|
|
%6 = select i1 %4, i64 %y, i64 %5
|
|
ret i64 %6
|
|
}
|
|
|
|
define i64 @sel_false_val_is_a_masked_ashr_of_true_val2(i32 %x, i64 %y) {
|
|
; CHECK-LABEL: @sel_false_val_is_a_masked_ashr_of_true_val2(
|
|
; CHECK-NEXT: [[TMP1:%.*]] = ashr i32 [[X:%.*]], 2
|
|
; CHECK-NEXT: [[TMP2:%.*]] = and i32 [[TMP1]], -536870897
|
|
; CHECK-NEXT: [[TMP3:%.*]] = zext nneg i32 [[TMP2]] to i64
|
|
; CHECK-NEXT: [[TMP4:%.*]] = ashr i64 [[Y:%.*]], [[TMP3]]
|
|
; CHECK-NEXT: ret i64 [[TMP4]]
|
|
;
|
|
%1 = and i32 %x, -2147483588
|
|
%2 = ashr i32 %1, 2
|
|
%3 = zext i32 %2 to i64
|
|
%4 = icmp eq i32 %2, 0
|
|
%5 = ashr i64 %y, %3
|
|
%6 = select i1 %4, i64 %y, i64 %5
|
|
ret i64 %6
|
|
}
|
|
|