derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
199 lines
11 KiB
LLVM
199 lines
11 KiB
LLVM
; REQUIRES: spirv-dis
|
|
; RUN: llvm-spirv %s -o %t.spv
|
|
; RUN: spirv-dis --raw-id %t.spv | FileCheck --check-prefix CHECK-SPIRV %s
|
|
; RUN: spirv-val %t.spv
|
|
; RUN: llvm-spirv -r %t.spv -o %t.rev.bc
|
|
; RUN: llvm-dis %t.rev.bc -o - | FileCheck --check-prefix CHECK-LLVM %s
|
|
; FIXME: FILECHECK_FAIL during llvm-spirv -r in llc compilation flow
|
|
|
|
target triple = "spir64-unknown-unknown"
|
|
|
|
%i8struct = type {i8, i8}
|
|
%i16struct = type {i16, i16}
|
|
%i32struct = type {i32, i32}
|
|
%i64struct = type {i64, i64}
|
|
%vecstruct = type {<4 x i32>, <4 x i32>}
|
|
%struct.anon = type { i32, i32 }
|
|
|
|
; CHECK-SPIRV-DAG: [[uchar:%[a-z0-9_]+]] = OpTypeInt 8
|
|
; CHECK-SPIRV-DAG: [[ushort:%[a-z0-9_]+]] = OpTypeInt 16
|
|
; CHECK-SPIRV-DAG: [[uint:%[a-z0-9_]+]] = OpTypeInt 32
|
|
; CHECK-SPIRV-DAG: [[ulong:%[a-z0-9_]+]] = OpTypeInt 64
|
|
; CHECK-SPIRV-DAG: [[void:%[a-z0-9_]+]] = OpTypeVoid
|
|
; CHECK-SPIRV-DAG: [[i8struct:%[a-z0-9_]+]] = OpTypeStruct [[uchar]] [[uchar]]
|
|
; CHECK-SPIRV-DAG: [[_ptr_Function_i8struct:%[a-z0-9_]+]] = OpTypePointer Function [[i8struct]]
|
|
; CHECK-SPIRV-DAG: [[i16struct:%[a-z0-9_]+]] = OpTypeStruct [[ushort]] [[ushort]]
|
|
; CHECK-SPIRV-DAG: [[_ptr_Function_i16struct:%[a-z0-9_]+]] = OpTypePointer Function [[i16struct]]
|
|
; CHECK-SPIRV-DAG: [[i32struct:%[a-z0-9_]+]] = OpTypeStruct [[uint]] [[uint]]
|
|
; CHECK-SPIRV-DAG: [[_ptr_Function_i32struct:%[a-z0-9_]+]] = OpTypePointer Function [[i32struct]]
|
|
; CHECK-SPIRV-DAG: [[i64struct:%[a-z0-9_]+]] = OpTypeStruct [[ulong]] [[ulong]]
|
|
; CHECK-SPIRV-DAG: [[_ptr_Function_i64struct:%[a-z0-9_]+]] = OpTypePointer Function [[i64struct]]
|
|
; CHECK-SPIRV-DAG: [[v4uint:%[a-z0-9_]+]] = OpTypeVector [[uint]] 4
|
|
; CHECK-SPIRV-DAG: [[vecstruct:%[a-z0-9_]+]] = OpTypeStruct [[v4uint]] [[v4uint]]
|
|
; CHECK-SPIRV-DAG: [[_ptr_Function_vecstruct:%[a-z0-9_]+]] = OpTypePointer Function [[vecstruct]]
|
|
; CHECK-SPIRV-DAG: [[struct_anon:%[a-z0-9_.]+]] = OpTypeStruct [[uint]] [[uint]]
|
|
; CHECK-SPIRV-DAG: [[_ptr_Function_struct_anon:%[a-z0-9_]+]] = OpTypePointer Function [[struct_anon]]
|
|
; CHECK-SPIRV-DAG: [[_ptr_Generic_struct_anon:%[a-z0-9_]+]] = OpTypePointer Generic [[struct_anon]]
|
|
|
|
; CHECK-LLVM-DAG: [[i8struct:%[a-z0-9_.]+]] = type { i8, i8 }
|
|
; CHECK-LLVM-DAG: [[i16struct:%[a-z0-9_.]+]] = type { i16, i16 }
|
|
; CHECK-LLVM-DAG: [[i32struct:%[a-z0-9_.]+]] = type { i32, i32 }
|
|
; CHECK-LLVM-DAG: [[i64struct:%[a-z0-9_.]+]] = type { i64, i64 }
|
|
; CHECK-LLVM-DAG: [[vecstruct:%[a-z0-9_.]+]] = type { <4 x i32>, <4 x i32> }
|
|
; CHECK-LLVM-DAG: [[struct_anon:%[a-z0-9_.]+]] = type { i32, i32 }
|
|
|
|
define spir_func void @test_builtin_isubborrowcc(i8 %a, i8 %b) {
|
|
entry:
|
|
%0 = alloca %i8struct
|
|
call void @_Z18__spirv_ISubBorrowcc(ptr sret (%i8struct) %0, i8 %a, i8 %b)
|
|
ret void
|
|
}
|
|
; CHECK-SPIRV: [[a:%[a-z0-9_]+]] = OpFunctionParameter [[uchar]]
|
|
; CHECK-SPIRV: [[b:%[a-z0-9_]+]] = OpFunctionParameter [[uchar]]
|
|
; CHECK-SPIRV: [[entry:%[a-z0-9_]+]] = OpLabel
|
|
; CHECK-SPIRV: [[var_11:%[a-z0-9_]+]] = OpVariable [[_ptr_Function_i8struct]] Function
|
|
; CHECK-SPIRV: [[var_12:%[a-z0-9_]+]] = OpISubBorrow [[i8struct]] [[a]] [[b]]
|
|
; CHECK-SPIRV: OpStore [[var_11]] [[var_12]]
|
|
; CHECK-SPIRV: OpReturn
|
|
; CHECK-SPIRV: OpFunctionEnd
|
|
|
|
; CHECK-LLVM: %0 = alloca [[i8struct]], align 8
|
|
; CHECK-LLVM: %1 = call { i8, i1 } @llvm.usub.with.overflow.i8(i8 %a, i8 %b)
|
|
; CHECK-LLVM: %2 = extractvalue { i8, i1 } %1, 0
|
|
; CHECK-LLVM: %3 = extractvalue { i8, i1 } %1, 1
|
|
; CHECK-LLVM: %4 = zext i1 %3 to i8
|
|
; CHECK-LLVM: %5 = insertvalue { i8, i8 } poison, i8 %2, 0
|
|
; CHECK-LLVM: %6 = insertvalue { i8, i8 } %5, i8 %4, 1
|
|
; CHECK-LLVM: store { i8, i8 } %6, ptr %0, align 1
|
|
; CHECK-LLVM: ret void
|
|
define spir_func void @test_builtin_isubborrowss(i16 %a, i16 %b) {
|
|
entry:
|
|
%0 = alloca %i16struct
|
|
call void @_Z18__spirv_ISubBorrowss(ptr sret (%i16struct) %0, i16 %a, i16 %b)
|
|
ret void
|
|
}
|
|
; CHECK-SPIRV: [[a_0:%[a-z0-9_]+]] = OpFunctionParameter [[ushort]]
|
|
; CHECK-SPIRV: [[b_0:%[a-z0-9_]+]] = OpFunctionParameter [[ushort]]
|
|
; CHECK-SPIRV: [[entry_0:%[a-z0-9_]+]] = OpLabel
|
|
; CHECK-SPIRV: [[var_21:%[a-z0-9_]+]] = OpVariable [[_ptr_Function_i16struct]] Function
|
|
; CHECK-SPIRV: [[var_22:%[a-z0-9_]+]] = OpISubBorrow [[i16struct]] [[a_0]] [[b_0]]
|
|
; CHECK-SPIRV: OpStore [[var_21]] [[var_22]]
|
|
; CHECK-SPIRV: OpReturn
|
|
; CHECK-SPIRV: OpFunctionEnd
|
|
|
|
; CHECK-LLVM: %0 = alloca [[i16struct]], align 8
|
|
; CHECK-LLVM: %1 = call { i16, i1 } @llvm.usub.with.overflow.i16(i16 %a, i16 %b)
|
|
; CHECK-LLVM: %2 = extractvalue { i16, i1 } %1, 0
|
|
; CHECK-LLVM: %3 = extractvalue { i16, i1 } %1, 1
|
|
; CHECK-LLVM: %4 = zext i1 %3 to i16
|
|
; CHECK-LLVM: %5 = insertvalue { i16, i16 } poison, i16 %2, 0
|
|
; CHECK-LLVM: %6 = insertvalue { i16, i16 } %5, i16 %4, 1
|
|
; CHECK-LLVM: store { i16, i16 } %6, ptr %0, align 2
|
|
; CHECK-LLVM: ret void
|
|
define spir_func void @test_builtin_isubborrowii(i32 %a, i32 %b) {
|
|
entry:
|
|
%0 = alloca %i32struct
|
|
call void @_Z18__spirv_ISubBorrowii(ptr sret (%i32struct) %0, i32 %a, i32 %b)
|
|
ret void
|
|
}
|
|
; CHECK-SPIRV: [[a_1:%[a-z0-9_]+]] = OpFunctionParameter [[uint]]
|
|
; CHECK-SPIRV: [[b_1:%[a-z0-9_]+]] = OpFunctionParameter [[uint]]
|
|
; CHECK-SPIRV: [[entry_1:%[a-z0-9_]+]] = OpLabel
|
|
; CHECK-SPIRV: [[var_31:%[a-z0-9_]+]] = OpVariable [[_ptr_Function_i32struct]] Function
|
|
; CHECK-SPIRV: [[var_32:%[a-z0-9_]+]] = OpISubBorrow [[i32struct]] [[a_1]] [[b_1]]
|
|
; CHECK-SPIRV: OpStore [[var_31]] [[var_32]]
|
|
; CHECK-SPIRV: OpReturn
|
|
; CHECK-SPIRV: OpFunctionEnd
|
|
|
|
; CHECK-LLVM: %0 = alloca [[i32struct]], align 8
|
|
; CHECK-LLVM: %1 = call { i32, i1 } @llvm.usub.with.overflow.i32(i32 %a, i32 %b)
|
|
; CHECK-LLVM: %2 = extractvalue { i32, i1 } %1, 0
|
|
; CHECK-LLVM: %3 = extractvalue { i32, i1 } %1, 1
|
|
; CHECK-LLVM: %4 = zext i1 %3 to i32
|
|
; CHECK-LLVM: %5 = insertvalue { i32, i32 } poison, i32 %2, 0
|
|
; CHECK-LLVM: %6 = insertvalue { i32, i32 } %5, i32 %4, 1
|
|
; CHECK-LLVM: store { i32, i32 } %6, ptr %0, align 4
|
|
; CHECK-LLVM: ret void
|
|
define spir_func void @test_builtin_isubborrowll(i64 %a, i64 %b) {
|
|
entry:
|
|
%0 = alloca %i64struct
|
|
call void @_Z18__spirv_ISubBorrowll(ptr sret (%i64struct) %0, i64 %a, i64 %b)
|
|
ret void
|
|
}
|
|
; CHECK-SPIRV: [[a_2:%[a-z0-9_]+]] = OpFunctionParameter [[ulong]]
|
|
; CHECK-SPIRV: [[b_2:%[a-z0-9_]+]] = OpFunctionParameter [[ulong]]
|
|
; CHECK-SPIRV: [[entry_2:%[a-z0-9_]+]] = OpLabel
|
|
; CHECK-SPIRV: [[var_41:%[a-z0-9_]+]] = OpVariable [[_ptr_Function_i64struct]] Function
|
|
; CHECK-SPIRV: [[var_42:%[a-z0-9_]+]] = OpISubBorrow [[i64struct]] [[a_2]] [[b_2]]
|
|
; CHECK-SPIRV: OpStore [[var_41]] [[var_42]]
|
|
; CHECK-SPIRV: OpReturn
|
|
; CHECK-SPIRV: OpFunctionEnd
|
|
|
|
; CHECK-LLVM: %0 = alloca [[i64struct]]
|
|
; CHECK-LLVM: %1 = call { i64, i1 } @llvm.usub.with.overflow.i64(i64 %a, i64 %b)
|
|
; CHECK-LLVM: %2 = extractvalue { i64, i1 } %1, 0
|
|
; CHECK-LLVM: %3 = extractvalue { i64, i1 } %1, 1
|
|
; CHECK-LLVM: %4 = zext i1 %3 to i64
|
|
; CHECK-LLVM: %5 = insertvalue { i64, i64 } poison, i64 %2, 0
|
|
; CHECK-LLVM: %6 = insertvalue { i64, i64 } %5, i64 %4, 1
|
|
; CHECK-LLVM: store { i64, i64 } %6, ptr %0, align 8
|
|
; CHECK-LLVM: ret void
|
|
define spir_func void @test_builtin_isubborrowDv4_xS_(<4 x i32> %a, <4 x i32> %b) {
|
|
entry:
|
|
%0 = alloca %vecstruct
|
|
call void @_Z18__spirv_ISubBorrowDv4_iS_(ptr sret (%vecstruct) %0, <4 x i32> %a, <4 x i32> %b)
|
|
ret void
|
|
}
|
|
; CHECK-SPIRV: [[a_3:%[a-z0-9_]+]] = OpFunctionParameter [[v4uint]]
|
|
; CHECK-SPIRV: [[b_3:%[a-z0-9_]+]] = OpFunctionParameter [[v4uint]]
|
|
; CHECK-SPIRV: [[entry_3:%[a-z0-9_]+]] = OpLabel
|
|
; CHECK-SPIRV: [[var_51:%[a-z0-9_]+]] = OpVariable [[_ptr_Function_vecstruct]] Function
|
|
; CHECK-SPIRV: [[var_52:%[a-z0-9_]+]] = OpISubBorrow [[vecstruct]] [[a_3]] [[b_3]]
|
|
; CHECK-SPIRV: OpStore [[var_51]] [[var_52]]
|
|
; CHECK-SPIRV: OpReturn
|
|
; CHECK-SPIRV: OpFunctionEnd
|
|
|
|
; CHECK-LLVM: %0 = alloca [[vecstruct]]
|
|
; CHECK-LLVM: %1 = call { <4 x i32>, <4 x i1> } @llvm.usub.with.overflow.v4i32(<4 x i32> %a, <4 x i32> %b)
|
|
; CHECK-LLVM: %2 = extractvalue { <4 x i32>, <4 x i1> } %1, 0
|
|
; CHECK-LLVM: %3 = extractvalue { <4 x i32>, <4 x i1> } %1, 1
|
|
; CHECK-LLVM: %4 = zext <4 x i1> %3 to <4 x i32>
|
|
; CHECK-LLVM: %5 = insertvalue { <4 x i32>, <4 x i32> } poison, <4 x i32> %2, 0
|
|
; CHECK-LLVM: %6 = insertvalue { <4 x i32>, <4 x i32> } %5, <4 x i32> %4, 1
|
|
; CHECK-LLVM: store { <4 x i32>, <4 x i32> } %6, ptr %0, align 16
|
|
; CHECK-LLVM: ret void
|
|
|
|
|
|
define spir_func void @test_builtin_isubborrow_anon(i32 %a, i32 %b) {
|
|
entry:
|
|
%0 = alloca %struct.anon
|
|
%1 = addrspacecast ptr %0 to ptr addrspace(4)
|
|
call spir_func void @_Z18__spirv_ISubBorrowIiiE4anonIT_T0_ES1_S2_(ptr addrspace(4) sret(%struct.anon) align 4 %1, i32 %a, i32 %b)
|
|
ret void
|
|
}
|
|
; CHECK-SPIRV: [[a_4:%[a-z0-9_]+]] = OpFunctionParameter [[uint]]
|
|
; CHECK-SPIRV: [[b_4:%[a-z0-9_]+]] = OpFunctionParameter [[uint]]
|
|
; CHECK-SPIRV: [[entry_4:%[a-z0-9_]+]] = OpLabel
|
|
; CHECK-SPIRV: [[var_59:%[a-z0-9_]+]] = OpVariable [[_ptr_Function_struct_anon]] Function
|
|
; CHECK-SPIRV: [[var_61:%[a-z0-9_]+]] = OpPtrCastToGeneric [[_ptr_Generic_struct_anon]] [[var_59]]
|
|
; CHECK-SPIRV: [[var_62:%[a-z0-9_]+]] = OpISubBorrow [[struct_anon]] [[a_4]] [[b_4]]
|
|
; CHECK-SPIRV: OpStore [[var_61]] [[var_62]]
|
|
|
|
; CHECK-LLVM: %0 = alloca [[struct_anon]], align 8
|
|
; CHECK-LLVM: %1 = addrspacecast ptr %0 to ptr addrspace(4)
|
|
; CHECK-LLVM: %2 = call { i32, i1 } @llvm.usub.with.overflow.i32(i32 %a, i32 %b)
|
|
; CHECK-LLVM: %3 = extractvalue { i32, i1 } %2, 0
|
|
; CHECK-LLVM: %4 = extractvalue { i32, i1 } %2, 1
|
|
; CHECK-LLVM: %5 = zext i1 %4 to i32
|
|
; CHECK-LLVM: %6 = insertvalue { i32, i32 } poison, i32 %3, 0
|
|
; CHECK-LLVM: %7 = insertvalue { i32, i32 } %6, i32 %5, 1
|
|
; CHECK-LLVM: store { i32, i32 } %7, ptr addrspace(4) %1, align 4
|
|
; CHECK-LLVM: ret void
|
|
|
|
declare void @_Z18__spirv_ISubBorrowIiiE4anonIT_T0_ES1_S2_(ptr addrspace(4) sret(%struct.anon) align 4, i32, i32)
|
|
declare void @_Z18__spirv_ISubBorrowcc(ptr sret(%i8struct), i8, i8)
|
|
declare void @_Z18__spirv_ISubBorrowss(ptr sret(%i16struct), i16, i16)
|
|
declare void @_Z18__spirv_ISubBorrowii(ptr sret(%i32struct), i32, i32)
|
|
declare void @_Z18__spirv_ISubBorrowll(ptr sret(%i64struct), i64, i64)
|
|
declare void @_Z18__spirv_ISubBorrowDv4_iS_(ptr sret (%vecstruct), <4 x i32>, <4 x i32>)
|