Files
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

214 lines
11 KiB
LLVM

target datalayout = "e-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024"
target triple = "spir64-unknown-unknown"
; RUN: llvm-as %s -o %t.bc
; RUN: llvm-spirv %t.bc -o %t.spv
; RUN: spirv-val %t.spv
; RUN: llvm-spirv -r %t.spv -o %t.bc
; RUN: llvm-dis < %t.bc | FileCheck %s
; RUN: llvm-spirv %t.bc -o %t.spv --spirv-ext=+SPV_KHR_untyped_pointers
; TODO: investigate why function parameters are decorated with Volatile multiple times.
; R/UN: spirv-val %t.spv
; RUN: llvm-spirv -r %t.spv -o %t.bc
; RUN: llvm-dis < %t.bc | FileCheck %s
; Most of atomics lost information about the sign of the integer operand
; but since this concerns only built-ins with two-complement's arithmetics
; it shouldn't cause any problems.
; Function Attrs: nounwind
define spir_kernel void @test_atomic_global(ptr addrspace(1) %dst) #0 !kernel_arg_addr_space !1 !kernel_arg_access_qual !2 !kernel_arg_type !3 !kernel_arg_base_type !5 !kernel_arg_type_qual !4 {
; atomic_inc
%inc_ig = tail call spir_func i32 @_Z10atomic_incPU3AS1Vi(ptr addrspace(1) %dst) #0
; CHECK: _Z10atomic_incPU3AS1Vi(ptr addrspace(1) %dst) #0
%dec_jg = tail call spir_func i32 @_Z10atomic_decPU3AS1Vj(ptr addrspace(1) %dst) #0
; CHECK: _Z10atomic_decPU3AS1Vi(ptr addrspace(1) %dst) #0
; atomic_max
%max_ig = tail call spir_func i32 @_Z10atomic_maxPU3AS1Vii(ptr addrspace(1) %dst, i32 0) #0
; CHECK: _Z10atomic_maxPU3AS1Vii(ptr addrspace(1) %dst, i32 0) #0
%max_jg = tail call spir_func i32 @_Z10atomic_maxPU3AS1Vjj(ptr addrspace(1) %dst, i32 0) #0
; CHECK: _Z10atomic_maxPU3AS1Vjj(ptr addrspace(1) %dst, i32 0) #0
; atomic_min
%min_ig = tail call spir_func i32 @_Z10atomic_minPU3AS1Vii(ptr addrspace(1) %dst, i32 0) #0
; CHECK: _Z10atomic_minPU3AS1Vii(ptr addrspace(1) %dst, i32 0) #0
%min_jg = tail call spir_func i32 @_Z10atomic_minPU3AS1Vjj(ptr addrspace(1) %dst, i32 0) #0
; CHECK: _Z10atomic_minPU3AS1Vjj(ptr addrspace(1) %dst, i32 0) #0
; atomic_add
%add_ig = tail call spir_func i32 @_Z10atomic_addPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
; CHECK: _Z10atomic_addPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
%add_jg = tail call spir_func i32 @_Z10atomic_addPU3AS1Vjj(ptr addrspace(1) %dst, i32 1) #0
; CHECK: _Z10atomic_addPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
; atomic_sub
%sub_ig = tail call spir_func i32 @_Z10atomic_subPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
; CHECK: _Z10atomic_subPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
%sub_jg = tail call spir_func i32 @_Z10atomic_subPU3AS1Vjj(ptr addrspace(1) %dst, i32 1) #0
; CHECK: _Z10atomic_subPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
; atomic_or
%or_ig = tail call spir_func i32 @_Z9atomic_orPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
; CHECK: _Z9atomic_orPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
%or_jg = tail call spir_func i32 @_Z9atomic_orPU3AS1Vjj(ptr addrspace(1) %dst, i32 1) #0
; CHECK: _Z9atomic_orPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
; atomic_xor
%xor_ig = tail call spir_func i32 @_Z10atomic_xorPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
; CHECK: _Z10atomic_xorPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
%xor_jg = tail call spir_func i32 @_Z10atomic_xorPU3AS1Vjj(ptr addrspace(1) %dst, i32 1) #0
; CHECK: _Z10atomic_xorPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
; atomic_and
%and_ig = tail call spir_func i32 @_Z10atomic_andPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
; CHECK: _Z10atomic_andPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
%and_jg = tail call spir_func i32 @_Z10atomic_andPU3AS1Vjj(ptr addrspace(1) %dst, i32 1) #0
; CHECK: _Z10atomic_andPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
; atomic_cmpxchg
%cmpxchg_ig = call spir_func i32 @_Z14atomic_cmpxchgPU3AS1Viii(ptr addrspace(1) %dst, i32 0, i32 1) #0
; CHECK: _Z14atomic_cmpxchgPU3AS1Viii(ptr addrspace(1) %dst, i32 0, i32 1) #0
%cmpxchg_jg = call spir_func i32 @_Z14atomic_cmpxchgPU3AS1Vjjj(ptr addrspace(1) %dst, i32 0, i32 1) #0
; CHECK: _Z14atomic_cmpxchgPU3AS1Viii(ptr addrspace(1) %dst, i32 0, i32 1) #0
; atomic_xchg
%xchg_ig = call spir_func i32 @_Z11atomic_xchgPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
; CHECK: _Z11atomic_xchgPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
%xchg_jg = call spir_func i32 @_Z11atomic_xchgPU3AS1Vjj(ptr addrspace(1) %dst, i32 1) #0
; CHECK: _Z11atomic_xchgPU3AS1Vii(ptr addrspace(1) %dst, i32 1) #0
ret void
}
; Function Attrs: nounwind
define spir_kernel void @test_atomic_local(ptr addrspace(3) %dst) #0 !kernel_arg_addr_space !11 !kernel_arg_access_qual !2 !kernel_arg_type !3 !kernel_arg_base_type !5 !kernel_arg_type_qual !4 {
; atomic_inc
%inc_il = tail call spir_func i32 @_Z10atomic_incPU3AS3Vi(ptr addrspace(3) %dst) #0
; CHECK: _Z10atomic_incPU3AS3Vi(ptr addrspace(3) %dst) #0
; atomic dec
%dec_jl = tail call spir_func i32 @_Z10atomic_decPU3AS3Vj(ptr addrspace(3) %dst) #0
; CHECK: _Z10atomic_decPU3AS3Vi(ptr addrspace(3) %dst) #0
; atomic_max
%max_il = tail call spir_func i32 @_Z10atomic_maxPU3AS3Vii(ptr addrspace(3) %dst, i32 0) #0
; CHECK: _Z10atomic_maxPU3AS3Vii(ptr addrspace(3) %dst, i32 0) #0
%max_jl = tail call spir_func i32 @_Z10atomic_maxPU3AS3jVj(ptr addrspace(3) %dst, i32 0) #0
; CHECK: _Z10atomic_maxPU3AS3Vjj(ptr addrspace(3) %dst, i32 0) #0
; atomic_min
%min_il = tail call spir_func i32 @_Z10atomic_minPU3AS3Vii(ptr addrspace(3) %dst, i32 0) #0
; CHECK: _Z10atomic_minPU3AS3Vii(ptr addrspace(3) %dst, i32 0) #0
%min_jl = tail call spir_func i32 @_Z10atomic_minPU3AS3jVj(ptr addrspace(3) %dst, i32 0) #0
; CHECK: _Z10atomic_minPU3AS3Vjj(ptr addrspace(3) %dst, i32 0) #0
; atomic_add
%add_il = tail call spir_func i32 @_Z10atomic_addPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
; CHECK: _Z10atomic_addPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
%add_jl = tail call spir_func i32 @_Z10atomic_addPU3AS3jVj(ptr addrspace(3) %dst, i32 1) #0
; CHECK: _Z10atomic_addPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
; atomic_sub
%sub_il = tail call spir_func i32 @_Z10atomic_subPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
; CHECK: _Z10atomic_subPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
%sub_jl = tail call spir_func i32 @_Z10atomic_subPU3AS3jVj(ptr addrspace(3) %dst, i32 1) #0
; CHECK: _Z10atomic_subPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
; atomic_or
%or_il = tail call spir_func i32 @_Z9atomic_orPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
; CHECK: _Z9atomic_orPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
%or_jl = tail call spir_func i32 @_Z9atomic_orPU3AS3jVj(ptr addrspace(3) %dst, i32 1) #0
; CHECK: _Z9atomic_orPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
; atomic_xor
%xor_il = tail call spir_func i32 @_Z10atomic_xorPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
; CHECK: _Z10atomic_xorPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
%xor_jl = tail call spir_func i32 @_Z10atomic_xorPU3AS3jVj(ptr addrspace(3) %dst, i32 1) #0
; CHECK: _Z10atomic_xorPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
; atomic_and
%and_il = tail call spir_func i32 @_Z10atomic_andPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
; CHECK: _Z10atomic_andPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
%and_jl = tail call spir_func i32 @_Z10atomic_andPU3AS3jVj(ptr addrspace(3) %dst, i32 1) #0
; CHECK: _Z10atomic_andPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
; atomic_cmpxchg
%cmpxchg_il = call spir_func i32 @_Z14atomic_cmpxchgPU3AS3Viii(ptr addrspace(3) %dst, i32 0, i32 1) #0
; CHECK: _Z14atomic_cmpxchgPU3AS3Viii(ptr addrspace(3) %dst, i32 0, i32 1) #0
%cmpxchg_jl = call spir_func i32 @_Z14atomic_cmpxchgPU3AS3jVjj(ptr addrspace(3) %dst, i32 0, i32 1) #0
; CHECK: _Z14atomic_cmpxchgPU3AS3Viii(ptr addrspace(3) %dst, i32 0, i32 1) #0
; atomic_xchg
%xchg_il = call spir_func i32 @_Z11atomic_xchgPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
; CHECK: _Z11atomic_xchgPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
%xchg_jl = call spir_func i32 @_Z11atomic_xchgPU3AS3jVj(ptr addrspace(3) %dst, i32 1) #0
; CHECK: _Z11atomic_xchgPU3AS3Vii(ptr addrspace(3) %dst, i32 1) #0
ret void
}
; Function Attrs: nounwind readnone
declare spir_func i32 @_Z10atomic_incPU3AS1Vi(ptr addrspace(1))
declare spir_func i32 @_Z10atomic_decPU3AS1Vj(ptr addrspace(1))
declare spir_func i32 @_Z10atomic_maxPU3AS1Vii(ptr addrspace(1), i32)
declare spir_func i32 @_Z10atomic_maxPU3AS1Vjj(ptr addrspace(1), i32)
declare spir_func i32 @_Z10atomic_minPU3AS1Vii(ptr addrspace(1), i32)
declare spir_func i32 @_Z10atomic_minPU3AS1Vjj(ptr addrspace(1), i32)
declare spir_func i32 @_Z10atomic_addPU3AS1Vii(ptr addrspace(1), i32)
declare spir_func i32 @_Z10atomic_addPU3AS1Vjj(ptr addrspace(1), i32)
declare spir_func i32 @_Z10atomic_subPU3AS1Vii(ptr addrspace(1), i32)
declare spir_func i32 @_Z10atomic_subPU3AS1Vjj(ptr addrspace(1), i32)
declare spir_func i32 @_Z9atomic_orPU3AS1Vii(ptr addrspace(1), i32)
declare spir_func i32 @_Z9atomic_orPU3AS1Vjj(ptr addrspace(1), i32)
declare spir_func i32 @_Z10atomic_xorPU3AS1Vii(ptr addrspace(1), i32)
declare spir_func i32 @_Z10atomic_xorPU3AS1Vjj(ptr addrspace(1), i32)
declare spir_func i32 @_Z10atomic_andPU3AS1Vii(ptr addrspace(1), i32)
declare spir_func i32 @_Z10atomic_andPU3AS1Vjj(ptr addrspace(1), i32)
declare spir_func i32 @_Z14atomic_cmpxchgPU3AS1Viii(ptr addrspace(1), i32, i32)
declare spir_func i32 @_Z14atomic_cmpxchgPU3AS1Vjjj(ptr addrspace(1), i32, i32)
declare spir_func i32 @_Z11atomic_xchgPU3AS1Vii(ptr addrspace(1), i32)
declare spir_func i32 @_Z11atomic_xchgPU3AS1Vjj(ptr addrspace(1), i32)
declare spir_func i32 @_Z10atomic_incPU3AS3Vi(ptr addrspace(3))
declare spir_func i32 @_Z10atomic_decPU3AS3Vj(ptr addrspace(3))
declare spir_func i32 @_Z10atomic_maxPU3AS3Vii(ptr addrspace(3), i32)
declare spir_func i32 @_Z10atomic_maxPU3AS3jVj(ptr addrspace(3), i32)
declare spir_func i32 @_Z10atomic_minPU3AS3Vii(ptr addrspace(3), i32)
declare spir_func i32 @_Z10atomic_minPU3AS3jVj(ptr addrspace(3), i32)
declare spir_func i32 @_Z10atomic_addPU3AS3Vii(ptr addrspace(3), i32)
declare spir_func i32 @_Z10atomic_addPU3AS3jVj(ptr addrspace(3), i32)
declare spir_func i32 @_Z10atomic_subPU3AS3Vii(ptr addrspace(3), i32)
declare spir_func i32 @_Z10atomic_subPU3AS3jVj(ptr addrspace(3), i32)
declare spir_func i32 @_Z9atomic_orPU3AS3Vii(ptr addrspace(3), i32)
declare spir_func i32 @_Z9atomic_orPU3AS3jVj(ptr addrspace(3), i32)
declare spir_func i32 @_Z10atomic_xorPU3AS3Vii(ptr addrspace(3), i32)
declare spir_func i32 @_Z10atomic_xorPU3AS3jVj(ptr addrspace(3), i32)
declare spir_func i32 @_Z10atomic_andPU3AS3Vii(ptr addrspace(3), i32)
declare spir_func i32 @_Z10atomic_andPU3AS3jVj(ptr addrspace(3), i32)
declare spir_func i32 @_Z14atomic_cmpxchgPU3AS3Viii(ptr addrspace(3), i32, i32)
declare spir_func i32 @_Z14atomic_cmpxchgPU3AS3jVjj(ptr addrspace(3), i32, i32)
declare spir_func i32 @_Z11atomic_xchgPU3AS3Vii(ptr addrspace(3), i32)
declare spir_func i32 @_Z11atomic_xchgPU3AS3jVj(ptr addrspace(3), i32)
attributes #0 = { nounwind }
attributes #1 = { nounwind readnone }
!opencl.enable.FP_CONTRACT = !{}
!opencl.spir.version = !{!7}
!opencl.ocl.version = !{!7}
!opencl.used.extensions = !{!8}
!opencl.used.optional.core.features = !{!8}
!opencl.compiler.options = !{!9}
!1 = !{i32 1}
!2 = !{!"none"}
!3 = !{!"int*"}
!4 = !{!"volatile"}
!5 = !{!"int*"}
!7 = !{i32 1, i32 2}
!8 = !{}
!9 = !{!"-cl-kernel-arg-info"}
!11 = !{i32 1}