derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
88 lines
3.9 KiB
C++
88 lines
3.9 KiB
C++
// RUN: %clang_cc1 -triple x86_64-unknown-linux-gnu -fclangir -emit-cir %s -o %t.cir
|
|
// RUN: FileCheck --input-file=%t.cir %s -check-prefix=CIR
|
|
// RUN: %clang_cc1 -triple x86_64-unknown-linux-gnu -Wno-unused-value -fclangir -emit-llvm %s -o %t-cir.ll
|
|
// RUN: FileCheck --input-file=%t-cir.ll %s -check-prefix=LLVM
|
|
// RUN: %clang_cc1 -triple x86_64-unknown-linux-gnu -Wno-unused-value -emit-llvm %s -o %t.ll
|
|
// RUN: FileCheck --input-file=%t.ll %s -check-prefix=OGCG
|
|
|
|
int compound_assign(int b) {
|
|
int x = 1;
|
|
x *= b;
|
|
x /= b;
|
|
x %= b;
|
|
x += b;
|
|
x -= b;
|
|
x >>= b;
|
|
x <<= b;
|
|
x &= b;
|
|
x ^= b;
|
|
x |= b;
|
|
return x;
|
|
}
|
|
|
|
// CIR: cir.func{{.*}} @_Z15compound_assigni
|
|
// CIR: %[[MUL:.*]] = cir.mul nsw %{{.*}}, %{{.*}} : !s32i
|
|
// CIR: cir.store{{.*}} %[[MUL]], %{{.*}} : !s32i, !cir.ptr<!s32i>
|
|
// CIR: %[[DIV:.*]] = cir.div %{{.*}}, %{{.*}} : !s32i
|
|
// CIR: cir.store{{.*}} %[[DIV]], %{{.*}} : !s32i, !cir.ptr<!s32i>
|
|
// CIR: %[[REM:.*]] = cir.rem %{{.*}}, %{{.*}} : !s32i
|
|
// CIR: cir.store{{.*}} %[[REM]], %{{.*}} : !s32i, !cir.ptr<!s32i>
|
|
// CIR: %[[ADD:.*]] = cir.add nsw %{{.*}}, %{{.*}} : !s32i
|
|
// CIR: cir.store{{.*}} %[[ADD]], %{{.*}} : !s32i, !cir.ptr<!s32i>
|
|
// CIR: %[[SUB:.*]] = cir.sub nsw %{{.*}}, %{{.*}} : !s32i
|
|
// CIR: cir.store{{.*}} %[[SUB]], %{{.*}} : !s32i, !cir.ptr<!s32i>
|
|
// CIR: %[[SHR:.*]] = cir.shift(right, %{{.*}} : !s32i, %{{.*}} : !s32i) -> !s32i
|
|
// CIR: cir.store{{.*}} %[[SHR]], %{{.*}} : !s32i, !cir.ptr<!s32i>
|
|
// CIR: %[[SHL:.*]] = cir.shift(left, %{{.*}} : !s32i, %{{.*}} : !s32i) -> !s32i
|
|
// CIR: cir.store{{.*}} %[[SHL]], %{{.*}} : !s32i, !cir.ptr<!s32i>
|
|
// CIR: %[[AND:.*]] = cir.and %{{.*}}, %{{.*}} : !s32i
|
|
// CIR: cir.store{{.*}} %[[AND]], %{{.*}} : !s32i, !cir.ptr<!s32i>
|
|
// CIR: %[[XOR:.*]] = cir.xor %{{.*}}, %{{.*}} : !s32i
|
|
// CIR: cir.store{{.*}} %[[XOR]], %{{.*}} : !s32i, !cir.ptr<!s32i>
|
|
// CIR: %[[OR:.*]] = cir.or %{{.*}}, %{{.*}} : !s32i
|
|
// CIR: cir.store{{.*}} %[[OR]], %{{.*}} : !s32i, !cir.ptr<!s32i>
|
|
|
|
// LLVM: define {{.*}}i32 @_Z15compound_assigni
|
|
// LLVM: %[[MUL:.*]] = mul nsw i32 %{{.*}}, %{{.*}}
|
|
// LLVM: store i32 %[[MUL]], ptr %{{.*}}
|
|
// LLVM: %[[DIV:.*]] = sdiv i32 %{{.*}}, %{{.*}}
|
|
// LLVM: store i32 %[[DIV]], ptr %{{.*}}
|
|
// LLVM: %[[REM:.*]] = srem i32 %{{.*}}, %{{.*}}
|
|
// LLVM: store i32 %[[REM]], ptr %{{.*}}
|
|
// LLVM: %[[ADD:.*]] = add nsw i32 %{{.*}}, %{{.*}}
|
|
// LLVM: store i32 %[[ADD]], ptr %{{.*}}
|
|
// LLVM: %[[SUB:.*]] = sub nsw i32 %{{.*}}, %{{.*}}
|
|
// LLVM: store i32 %[[SUB]], ptr %{{.*}}
|
|
// LLVM: %[[SHR:.*]] = ashr i32 %{{.*}}, %{{.*}}
|
|
// LLVM: store i32 %[[SHR]], ptr %{{.*}}
|
|
// LLVM: %[[SHL:.*]] = shl i32 %{{.*}}, %{{.*}}
|
|
// LLVM: store i32 %[[SHL]], ptr %{{.*}}
|
|
// LLVM: %[[AND:.*]] = and i32 %{{.*}}, %{{.*}}
|
|
// LLVM: store i32 %[[AND]], ptr %{{.*}}
|
|
// LLVM: %[[XOR:.*]] = xor i32 %{{.*}}, %{{.*}}
|
|
// LLVM: store i32 %[[XOR]], ptr %{{.*}}
|
|
// LLVM: %[[OR:.*]] = or i32 %{{.*}}, %{{.*}}
|
|
// LLVM: store i32 %[[OR]], ptr %{{.*}}
|
|
|
|
// OGCG: define {{.*}}i32 @_Z15compound_assigni
|
|
// OGCG: %[[MUL:.*]] = mul nsw i32 %{{.*}}, %{{.*}}
|
|
// OGCG: store i32 %[[MUL]], ptr %{{.*}}
|
|
// OGCG: %[[DIV:.*]] = sdiv i32 %{{.*}}, %{{.*}}
|
|
// OGCG: store i32 %[[DIV]], ptr %{{.*}}
|
|
// OGCG: %[[REM:.*]] = srem i32 %{{.*}}, %{{.*}}
|
|
// OGCG: store i32 %[[REM]], ptr %{{.*}}
|
|
// OGCG: %[[ADD:.*]] = add nsw i32 %{{.*}}, %{{.*}}
|
|
// OGCG: store i32 %[[ADD]], ptr %{{.*}}
|
|
// OGCG: %[[SUB:.*]] = sub nsw i32 %{{.*}}, %{{.*}}
|
|
// OGCG: store i32 %[[SUB]], ptr %{{.*}}
|
|
// OGCG: %[[SHR:.*]] = ashr i32 %{{.*}}, %{{.*}}
|
|
// OGCG: store i32 %[[SHR]], ptr %{{.*}}
|
|
// OGCG: %[[SHL:.*]] = shl i32 %{{.*}}, %{{.*}}
|
|
// OGCG: store i32 %[[SHL]], ptr %{{.*}}
|
|
// OGCG: %[[AND:.*]] = and i32 %{{.*}}, %{{.*}}
|
|
// OGCG: store i32 %[[AND]], ptr %{{.*}}
|
|
// OGCG: %[[XOR:.*]] = xor i32 %{{.*}}, %{{.*}}
|
|
// OGCG: store i32 %[[XOR]], ptr %{{.*}}
|
|
// OGCG: %[[OR:.*]] = or i32 %{{.*}}, %{{.*}}
|
|
// OGCG: store i32 %[[OR]], ptr %{{.*}}
|