CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
289 lines
14 KiB
C
289 lines
14 KiB
C
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py UTC_ARGS: --version 6
|
|
// RUN: %clang_cc1 -triple s390x-linux-gnu -O1 -emit-llvm %s -o - | FileCheck %s
|
|
//
|
|
// Test GNU atomic builtins for __int128 (with default alignment of 8 bytes
|
|
// only), resulting in libcalls.
|
|
|
|
#include <stdatomic.h>
|
|
#include <stdint.h>
|
|
|
|
__int128 Ptr;
|
|
__int128 Ret;
|
|
__int128 Val;
|
|
__int128 Exp;
|
|
__int128 Des;
|
|
|
|
// TODO: This test and several more below have the unnecessary use of an alloca
|
|
// remaining. This is due to 369c9b7, which changes the behavior of the MemCpyOpt
|
|
// pass. It seems that a 'writable' attribute should now be added to the argument
|
|
// in order for this optimization to proceed.
|
|
|
|
// CHECK-LABEL: define dso_local void @f1(
|
|
// CHECK-SAME: ptr dead_on_unwind noalias writable writeonly sret(i128) align 8 captures(none) initializes((0, 16)) [[AGG_RESULT:%.*]]) local_unnamed_addr #[[ATTR0:[0-9]+]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load atomic i128, ptr @Ptr seq_cst, align 8
|
|
// CHECK-NEXT: store i128 [[TMP0]], ptr [[AGG_RESULT]], align 8, !tbaa [[__INT128_TBAA6:![0-9]+]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
__int128 f1() {
|
|
return __atomic_load_n(&Ptr, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f2(
|
|
// CHECK-SAME: ptr dead_on_unwind noalias writable writeonly sret(i128) align 8 captures(none) initializes((0, 16)) [[AGG_RESULT:%.*]]) local_unnamed_addr #[[ATTR0]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load atomic i128, ptr @Ptr seq_cst, align 8
|
|
// CHECK-NEXT: store i128 [[TMP0]], ptr @Ret, align 8
|
|
// CHECK-NEXT: store i128 [[TMP0]], ptr [[AGG_RESULT]], align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
__int128 f2() {
|
|
__atomic_load(&Ptr, &Ret, memory_order_seq_cst);
|
|
return Ret;
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f3(
|
|
// CHECK-SAME: ) local_unnamed_addr #[[ATTR1:[0-9]+]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Val, align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: store atomic i128 [[TMP0]], ptr @Ptr seq_cst, align 8
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
void f3() {
|
|
__atomic_store_n(&Ptr, Val, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f4(
|
|
// CHECK-SAME: ) local_unnamed_addr #[[ATTR1]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Val, align 8
|
|
// CHECK-NEXT: store atomic i128 [[TMP0]], ptr @Ptr seq_cst, align 8
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
void f4() {
|
|
__atomic_store(&Ptr, &Val, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f5(
|
|
// CHECK-SAME: ptr dead_on_unwind noalias writable writeonly sret(i128) align 8 captures(none) initializes((0, 16)) [[AGG_RESULT:%.*]]) local_unnamed_addr #[[ATTR0]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Val, align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: [[TMP1:%.*]] = atomicrmw xchg ptr @Ptr, i128 [[TMP0]] seq_cst, align 8
|
|
// CHECK-NEXT: store i128 [[TMP1]], ptr [[AGG_RESULT]], align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
__int128 f5() {
|
|
return __atomic_exchange_n(&Ptr, Val, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f6(
|
|
// CHECK-SAME: ptr dead_on_unwind noalias writable writeonly sret(i128) align 8 captures(none) initializes((0, 16)) [[AGG_RESULT:%.*]]) local_unnamed_addr #[[ATTR0]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Val, align 8
|
|
// CHECK-NEXT: [[TMP1:%.*]] = atomicrmw xchg ptr @Ptr, i128 [[TMP0]] seq_cst, align 8
|
|
// CHECK-NEXT: store i128 [[TMP1]], ptr @Ret, align 8
|
|
// CHECK-NEXT: store i128 [[TMP1]], ptr [[AGG_RESULT]], align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
__int128 f6() {
|
|
__atomic_exchange(&Ptr, &Val, &Ret, memory_order_seq_cst);
|
|
return Ret;
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local noundef zeroext i1 @f7(
|
|
// CHECK-SAME: ) local_unnamed_addr #[[ATTR1]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Des, align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: [[TMP1:%.*]] = load i128, ptr @Exp, align 8
|
|
// CHECK-NEXT: [[TMP2:%.*]] = cmpxchg ptr @Ptr, i128 [[TMP1]], i128 [[TMP0]] seq_cst seq_cst, align 8
|
|
// CHECK-NEXT: [[TMP3:%.*]] = extractvalue { i128, i1 } [[TMP2]], 1
|
|
// CHECK-NEXT: br i1 [[TMP3]], label %[[CMPXCHG_CONTINUE:.*]], label %[[CMPXCHG_STORE_EXPECTED:.*]]
|
|
// CHECK: [[CMPXCHG_STORE_EXPECTED]]:
|
|
// CHECK-NEXT: [[TMP4:%.*]] = extractvalue { i128, i1 } [[TMP2]], 0
|
|
// CHECK-NEXT: store i128 [[TMP4]], ptr @Exp, align 8
|
|
// CHECK-NEXT: br label %[[CMPXCHG_CONTINUE]]
|
|
// CHECK: [[CMPXCHG_CONTINUE]]:
|
|
// CHECK-NEXT: ret i1 [[TMP3]]
|
|
//
|
|
_Bool f7() {
|
|
return __atomic_compare_exchange_n(&Ptr, &Exp, Des, 0,
|
|
memory_order_seq_cst, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local noundef zeroext i1 @f8(
|
|
// CHECK-SAME: ) local_unnamed_addr #[[ATTR1]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Exp, align 8
|
|
// CHECK-NEXT: [[TMP1:%.*]] = load i128, ptr @Des, align 8
|
|
// CHECK-NEXT: [[TMP2:%.*]] = cmpxchg ptr @Ptr, i128 [[TMP0]], i128 [[TMP1]] seq_cst seq_cst, align 8
|
|
// CHECK-NEXT: [[TMP3:%.*]] = extractvalue { i128, i1 } [[TMP2]], 1
|
|
// CHECK-NEXT: br i1 [[TMP3]], label %[[CMPXCHG_CONTINUE:.*]], label %[[CMPXCHG_STORE_EXPECTED:.*]]
|
|
// CHECK: [[CMPXCHG_STORE_EXPECTED]]:
|
|
// CHECK-NEXT: [[TMP4:%.*]] = extractvalue { i128, i1 } [[TMP2]], 0
|
|
// CHECK-NEXT: store i128 [[TMP4]], ptr @Exp, align 8
|
|
// CHECK-NEXT: br label %[[CMPXCHG_CONTINUE]]
|
|
// CHECK: [[CMPXCHG_CONTINUE]]:
|
|
// CHECK-NEXT: ret i1 [[TMP3]]
|
|
//
|
|
_Bool f8() {
|
|
return __atomic_compare_exchange(&Ptr, &Exp, &Des, 0,
|
|
memory_order_seq_cst, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f9(
|
|
// CHECK-SAME: ptr dead_on_unwind noalias writable writeonly sret(i128) align 8 captures(none) initializes((0, 16)) [[AGG_RESULT:%.*]]) local_unnamed_addr #[[ATTR0]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Val, align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: [[TMP1:%.*]] = atomicrmw add ptr @Ptr, i128 [[TMP0]] seq_cst, align 8
|
|
// CHECK-NEXT: [[TMP2:%.*]] = add i128 [[TMP1]], [[TMP0]]
|
|
// CHECK-NEXT: store i128 [[TMP2]], ptr [[AGG_RESULT]], align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
__int128 f9() {
|
|
return __atomic_add_fetch(&Ptr, Val, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f10(
|
|
// CHECK-SAME: ptr dead_on_unwind noalias writable writeonly sret(i128) align 8 captures(none) initializes((0, 16)) [[AGG_RESULT:%.*]]) local_unnamed_addr #[[ATTR0]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Val, align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: [[TMP1:%.*]] = atomicrmw sub ptr @Ptr, i128 [[TMP0]] seq_cst, align 8
|
|
// CHECK-NEXT: [[TMP2:%.*]] = sub i128 [[TMP1]], [[TMP0]]
|
|
// CHECK-NEXT: store i128 [[TMP2]], ptr [[AGG_RESULT]], align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
__int128 f10() {
|
|
return __atomic_sub_fetch(&Ptr, Val, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f11(
|
|
// CHECK-SAME: ptr dead_on_unwind noalias writable writeonly sret(i128) align 8 captures(none) initializes((0, 16)) [[AGG_RESULT:%.*]]) local_unnamed_addr #[[ATTR0]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Val, align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: [[TMP1:%.*]] = atomicrmw and ptr @Ptr, i128 [[TMP0]] seq_cst, align 8
|
|
// CHECK-NEXT: [[TMP2:%.*]] = and i128 [[TMP1]], [[TMP0]]
|
|
// CHECK-NEXT: store i128 [[TMP2]], ptr [[AGG_RESULT]], align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
__int128 f11() {
|
|
return __atomic_and_fetch(&Ptr, Val, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f12(
|
|
// CHECK-SAME: ptr dead_on_unwind noalias writable writeonly sret(i128) align 8 captures(none) initializes((0, 16)) [[AGG_RESULT:%.*]]) local_unnamed_addr #[[ATTR0]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Val, align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: [[TMP1:%.*]] = atomicrmw xor ptr @Ptr, i128 [[TMP0]] seq_cst, align 8
|
|
// CHECK-NEXT: [[TMP2:%.*]] = xor i128 [[TMP1]], [[TMP0]]
|
|
// CHECK-NEXT: store i128 [[TMP2]], ptr [[AGG_RESULT]], align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
__int128 f12() {
|
|
return __atomic_xor_fetch(&Ptr, Val, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f13(
|
|
// CHECK-SAME: ptr dead_on_unwind noalias writable writeonly sret(i128) align 8 captures(none) initializes((0, 16)) [[AGG_RESULT:%.*]]) local_unnamed_addr #[[ATTR0]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Val, align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: [[TMP1:%.*]] = atomicrmw or ptr @Ptr, i128 [[TMP0]] seq_cst, align 8
|
|
// CHECK-NEXT: [[TMP2:%.*]] = or i128 [[TMP1]], [[TMP0]]
|
|
// CHECK-NEXT: store i128 [[TMP2]], ptr [[AGG_RESULT]], align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
__int128 f13() {
|
|
return __atomic_or_fetch(&Ptr, Val, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f14(
|
|
// CHECK-SAME: ptr dead_on_unwind noalias writable writeonly sret(i128) align 8 captures(none) initializes((0, 16)) [[AGG_RESULT:%.*]]) local_unnamed_addr #[[ATTR0]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Val, align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: [[TMP1:%.*]] = atomicrmw nand ptr @Ptr, i128 [[TMP0]] seq_cst, align 8
|
|
// CHECK-NEXT: [[TMP2:%.*]] = and i128 [[TMP1]], [[TMP0]]
|
|
// CHECK-NEXT: [[TMP3:%.*]] = xor i128 [[TMP2]], -1
|
|
// CHECK-NEXT: store i128 [[TMP3]], ptr [[AGG_RESULT]], align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
__int128 f14() {
|
|
return __atomic_nand_fetch(&Ptr, Val, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f15(
|
|
// CHECK-SAME: ptr dead_on_unwind noalias writable writeonly sret(i128) align 8 captures(none) initializes((0, 16)) [[AGG_RESULT:%.*]]) local_unnamed_addr #[[ATTR0]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Val, align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: [[TMP1:%.*]] = atomicrmw add ptr @Ptr, i128 [[TMP0]] seq_cst, align 8
|
|
// CHECK-NEXT: store i128 [[TMP1]], ptr [[AGG_RESULT]], align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
__int128 f15() {
|
|
return __atomic_fetch_add(&Ptr, Val, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f16(
|
|
// CHECK-SAME: ptr dead_on_unwind noalias writable writeonly sret(i128) align 8 captures(none) initializes((0, 16)) [[AGG_RESULT:%.*]]) local_unnamed_addr #[[ATTR0]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Val, align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: [[TMP1:%.*]] = atomicrmw sub ptr @Ptr, i128 [[TMP0]] seq_cst, align 8
|
|
// CHECK-NEXT: store i128 [[TMP1]], ptr [[AGG_RESULT]], align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
__int128 f16() {
|
|
return __atomic_fetch_sub(&Ptr, Val, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f17(
|
|
// CHECK-SAME: ptr dead_on_unwind noalias writable writeonly sret(i128) align 8 captures(none) initializes((0, 16)) [[AGG_RESULT:%.*]]) local_unnamed_addr #[[ATTR0]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Val, align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: [[TMP1:%.*]] = atomicrmw and ptr @Ptr, i128 [[TMP0]] seq_cst, align 8
|
|
// CHECK-NEXT: store i128 [[TMP1]], ptr [[AGG_RESULT]], align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
__int128 f17() {
|
|
return __atomic_fetch_and(&Ptr, Val, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f18(
|
|
// CHECK-SAME: ptr dead_on_unwind noalias writable writeonly sret(i128) align 8 captures(none) initializes((0, 16)) [[AGG_RESULT:%.*]]) local_unnamed_addr #[[ATTR0]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Val, align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: [[TMP1:%.*]] = atomicrmw xor ptr @Ptr, i128 [[TMP0]] seq_cst, align 8
|
|
// CHECK-NEXT: store i128 [[TMP1]], ptr [[AGG_RESULT]], align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
__int128 f18() {
|
|
return __atomic_fetch_xor(&Ptr, Val, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f19(
|
|
// CHECK-SAME: ptr dead_on_unwind noalias writable writeonly sret(i128) align 8 captures(none) initializes((0, 16)) [[AGG_RESULT:%.*]]) local_unnamed_addr #[[ATTR0]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Val, align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: [[TMP1:%.*]] = atomicrmw or ptr @Ptr, i128 [[TMP0]] seq_cst, align 8
|
|
// CHECK-NEXT: store i128 [[TMP1]], ptr [[AGG_RESULT]], align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
__int128 f19() {
|
|
return __atomic_fetch_or(&Ptr, Val, memory_order_seq_cst);
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @f20(
|
|
// CHECK-SAME: ptr dead_on_unwind noalias writable writeonly sret(i128) align 8 captures(none) initializes((0, 16)) [[AGG_RESULT:%.*]]) local_unnamed_addr #[[ATTR0]] {
|
|
// CHECK-NEXT: [[ENTRY:.*:]]
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i128, ptr @Val, align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: [[TMP1:%.*]] = atomicrmw nand ptr @Ptr, i128 [[TMP0]] seq_cst, align 8
|
|
// CHECK-NEXT: store i128 [[TMP1]], ptr [[AGG_RESULT]], align 8, !tbaa [[__INT128_TBAA6]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
__int128 f20() {
|
|
return __atomic_fetch_nand(&Ptr, Val, memory_order_seq_cst);
|
|
}
|
|
//.
|
|
// CHECK: [[META4:![0-9]+]] = !{!"omnipotent char", [[META5:![0-9]+]], i64 0}
|
|
// CHECK: [[META5]] = !{!"Simple C/C++ TBAA"}
|
|
// CHECK: [[__INT128_TBAA6]] = !{[[META7:![0-9]+]], [[META7]], i64 0}
|
|
// CHECK: [[META7]] = !{!"__int128", [[META4]], i64 0}
|
|
//.
|