CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
675 lines
30 KiB
C
675 lines
30 KiB
C
// RUN: %clang_cc1 -triple arm64-windows -Wno-implicit-function-declaration -fms-compatibility -emit-llvm -o - %s \
|
|
// RUN: | FileCheck %s --check-prefix=CHECK-MSVC --check-prefix=CHECK-MSCOMPAT
|
|
|
|
// RUN: not %clang_cc1 -triple arm64-linux -Werror -S -o /dev/null %s 2>&1 \
|
|
// RUN: | FileCheck %s -check-prefix CHECK-LINUX
|
|
|
|
// RUN: %clang_cc1 -triple arm64-darwin -Wno-implicit-function-declaration -fms-compatibility -emit-llvm -o - -DARM64_DARWIN %s \
|
|
// RUN: | FileCheck %s -check-prefix CHECK-MSCOMPAT
|
|
|
|
// For some reason '_InterlockedAdd` on arm64-darwin takes an 'int*' rather than a 'long*'.
|
|
#ifdef ARM64_DARWIN
|
|
typedef int int32_t;
|
|
#else
|
|
typedef long int32_t;
|
|
#endif
|
|
|
|
long test_InterlockedAdd(int32_t volatile *Addend, long Value) {
|
|
return _InterlockedAdd(Addend, Value);
|
|
}
|
|
|
|
long test_InterlockedAdd_constant(int32_t volatile *Addend) {
|
|
return _InterlockedAdd(Addend, -1);
|
|
}
|
|
|
|
// CHECK-LABEL: define {{.*}} i32 @test_InterlockedAdd(ptr %Addend, i32 %Value) {{.*}} {
|
|
// CHECK-MSVC: %[[OLDVAL:[0-9]+]] = atomicrmw add ptr %2, i32 %1 seq_cst, align 4
|
|
// CHECK-MSVC: %[[NEWVAL:[0-9]+]] = add i32 %[[OLDVAL:[0-9]+]], %1
|
|
// CHECK-MSVC: ret i32 %[[NEWVAL:[0-9]+]]
|
|
// CHECK-LINUX: error: call to undeclared function '_InterlockedAdd'
|
|
|
|
long test_InterlockedAdd_acq(int32_t volatile *Addend, long Value) {
|
|
return _InterlockedAdd_acq(Addend, Value);
|
|
}
|
|
|
|
// CHECK-LABEL: define {{.*}} i32 @test_InterlockedAdd_acq(ptr %Addend, i32 %Value) {{.*}} {
|
|
// CHECK-MSVC: %[[OLDVAL:[0-9]+]] = atomicrmw add ptr %2, i32 %1 acquire, align 4
|
|
// CHECK-MSVC: %[[NEWVAL:[0-9]+]] = add i32 %[[OLDVAL:[0-9]+]], %1
|
|
// CHECK-MSVC: ret i32 %[[NEWVAL:[0-9]+]]
|
|
// CHECK-LINUX: error: call to undeclared function '_InterlockedAdd_acq'
|
|
|
|
long test_InterlockedAdd_nf(int32_t volatile *Addend, long Value) {
|
|
return _InterlockedAdd_nf(Addend, Value);
|
|
}
|
|
|
|
// CHECK-LABEL: define {{.*}} i32 @test_InterlockedAdd_nf(ptr %Addend, i32 %Value) {{.*}} {
|
|
// CHECK-MSVC: %[[OLDVAL:[0-9]+]] = atomicrmw add ptr %2, i32 %1 monotonic, align 4
|
|
// CHECK-MSVC: %[[NEWVAL:[0-9]+]] = add i32 %[[OLDVAL:[0-9]+]], %1
|
|
// CHECK-MSVC: ret i32 %[[NEWVAL:[0-9]+]]
|
|
// CHECK-LINUX: error: call to undeclared function '_InterlockedAdd_nf'
|
|
|
|
long test_InterlockedAdd_rel(int32_t volatile *Addend, long Value) {
|
|
return _InterlockedAdd_rel(Addend, Value);
|
|
}
|
|
|
|
// CHECK-LABEL: define {{.*}} i32 @test_InterlockedAdd_rel(ptr %Addend, i32 %Value) {{.*}} {
|
|
// CHECK-MSVC: %[[OLDVAL:[0-9]+]] = atomicrmw add ptr %2, i32 %1 release, align 4
|
|
// CHECK-MSVC: %[[NEWVAL:[0-9]+]] = add i32 %[[OLDVAL:[0-9]+]], %1
|
|
// CHECK-MSVC: ret i32 %[[NEWVAL:[0-9]+]]
|
|
// CHECK-LINUX: error: call to undeclared function '_InterlockedAdd_rel'
|
|
|
|
__int64 test_InterlockedAdd64(__int64 volatile *Addend, __int64 Value) {
|
|
return _InterlockedAdd64(Addend, Value);
|
|
}
|
|
|
|
__int64 test_InterlockedAdd64_constant(__int64 volatile *Addend) {
|
|
return _InterlockedAdd64(Addend, -1);
|
|
}
|
|
|
|
// CHECK-LABEL: define {{.*}} i64 @test_InterlockedAdd64(ptr %Addend, i64 %Value) {{.*}} {
|
|
// CHECK-MSVC: %[[OLDVAL:[0-9]+]] = atomicrmw add ptr %2, i64 %1 seq_cst, align 8
|
|
// CHECK-MSVC: %[[NEWVAL:[0-9]+]] = add i64 %[[OLDVAL:[0-9]+]], %1
|
|
// CHECK-MSVC: ret i64 %[[NEWVAL:[0-9]+]]
|
|
// CHECK-LINUX: error: call to undeclared function '_InterlockedAdd64'
|
|
|
|
__int64 test_InterlockedAdd64_acq(__int64 volatile *Addend, __int64 Value) {
|
|
return _InterlockedAdd64_acq(Addend, Value);
|
|
}
|
|
|
|
// CHECK-LABEL: define {{.*}} i64 @test_InterlockedAdd64_acq(ptr %Addend, i64 %Value) {{.*}} {
|
|
// CHECK-MSVC: %[[OLDVAL:[0-9]+]] = atomicrmw add ptr %2, i64 %1 acquire, align 8
|
|
// CHECK-MSVC: %[[NEWVAL:[0-9]+]] = add i64 %[[OLDVAL:[0-9]+]], %1
|
|
// CHECK-MSVC: ret i64 %[[NEWVAL:[0-9]+]]
|
|
// CHECK-LINUX: error: call to undeclared function '_InterlockedAdd64_acq'
|
|
|
|
__int64 test_InterlockedAdd64_nf(__int64 volatile *Addend, __int64 Value) {
|
|
return _InterlockedAdd64_nf(Addend, Value);
|
|
}
|
|
|
|
// CHECK-LABEL: define {{.*}} i64 @test_InterlockedAdd64_nf(ptr %Addend, i64 %Value) {{.*}} {
|
|
// CHECK-MSVC: %[[OLDVAL:[0-9]+]] = atomicrmw add ptr %2, i64 %1 monotonic, align 8
|
|
// CHECK-MSVC: %[[NEWVAL:[0-9]+]] = add i64 %[[OLDVAL:[0-9]+]], %1
|
|
// CHECK-MSVC: ret i64 %[[NEWVAL:[0-9]+]]
|
|
// CHECK-LINUX: error: call to undeclared function '_InterlockedAdd64_nf'
|
|
|
|
__int64 test_InterlockedAdd64_rel(__int64 volatile *Addend, __int64 Value) {
|
|
return _InterlockedAdd64_rel(Addend, Value);
|
|
}
|
|
|
|
// CHECK-LABEL: define {{.*}} i64 @test_InterlockedAdd64_rel(ptr %Addend, i64 %Value) {{.*}} {
|
|
// CHECK-MSVC: %[[OLDVAL:[0-9]+]] = atomicrmw add ptr %2, i64 %1 release, align 8
|
|
// CHECK-MSVC: %[[NEWVAL:[0-9]+]] = add i64 %[[OLDVAL:[0-9]+]], %1
|
|
// CHECK-MSVC: ret i64 %[[NEWVAL:[0-9]+]]
|
|
// CHECK-LINUX: error: call to undeclared function '_InterlockedAdd64_rel'
|
|
|
|
void check_ReadWriteBarrier(void) {
|
|
_ReadWriteBarrier();
|
|
}
|
|
|
|
// CHECK-MSVC: fence syncscope("singlethread")
|
|
// CHECK-LINUX: error: call to undeclared function '_ReadWriteBarrier'
|
|
|
|
long long check_mulh(long long a, long long b) {
|
|
return __mulh(a, b);
|
|
}
|
|
|
|
// CHECK-MSVC: %[[ARG1:.*]] = sext i64 {{.*}} to i128
|
|
// CHECK-MSVC: %[[ARG2:.*]] = sext i64 {{.*}} to i128
|
|
// CHECK-MSVC: %[[PROD:.*]] = mul nsw i128 %[[ARG1]], %[[ARG2]]
|
|
// CHECK-MSVC: %[[HIGH:.*]] = ashr i128 %[[PROD]], 64
|
|
// CHECK-MSVC: %[[RES:.*]] = trunc i128 %[[HIGH]] to i64
|
|
// CHECK-LINUX: error: call to undeclared function '__mulh'
|
|
|
|
unsigned long long check_umulh(unsigned long long a, unsigned long long b) {
|
|
return __umulh(a, b);
|
|
}
|
|
|
|
// CHECK-MSVC: %[[ARG1:.*]] = zext i64 {{.*}} to i128
|
|
// CHECK-MSVC: %[[ARG2:.*]] = zext i64 {{.*}} to i128
|
|
// CHECK-MSVC: %[[PROD:.*]] = mul nuw i128 %[[ARG1]], %[[ARG2]]
|
|
// CHECK-MSVC: %[[HIGH:.*]] = lshr i128 %[[PROD]], 64
|
|
// CHECK-MSVC: %[[RES:.*]] = trunc i128 %[[HIGH]] to i64
|
|
// CHECK-LINUX: error: call to undeclared function '__umulh'
|
|
|
|
void check__break() {
|
|
__break(0);
|
|
}
|
|
|
|
// CHECK-MSVC: call void @llvm.aarch64.break(i32 0)
|
|
// CHECK-LINUX: error: call to undeclared function '__break'
|
|
|
|
void check__hlt() {
|
|
__hlt(0);
|
|
__hlt(1, 2, 3, 4, 5);
|
|
int x = __hlt(0);
|
|
}
|
|
|
|
// CHECK-MSVC: call void @llvm.aarch64.hlt(i32 0)
|
|
// CHECK-LINUX: error: call to undeclared function '__hlt'
|
|
|
|
unsigned __int64 check__getReg(void) {
|
|
unsigned volatile __int64 reg;
|
|
reg = __getReg(18);
|
|
reg = __getReg(31);
|
|
return reg;
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: call i64 @llvm.read_volatile_register.i64(metadata ![[MD2:.*]])
|
|
// CHECK-MSCOMPAT: call i64 @llvm.read_volatile_register.i64(metadata ![[MD3:.*]])
|
|
|
|
void test__setReg(unsigned __int64 v)
|
|
{
|
|
__setReg(18, v);
|
|
__setReg(31, v);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT-LABEL: define{{.*}}void @test__setReg(i64{{.*}}%v){{.*}}{
|
|
// CHECK-MSCOMPAT: %[[DATA_ADDR1:.*]] = load i64, ptr %v.addr, align 8
|
|
// CHECK-MSCOMPAT: call void @llvm.write_volatile_register.i64(metadata ![[MD2]], i64 %[[DATA_ADDR1]])
|
|
// CHECK-MSCOMPAT: %[[DATA_ADDR2:.*]] = load i64, ptr %v.addr, align 8
|
|
// CHECK-MSCOMPAT: call void @llvm.write_volatile_register.i64(metadata ![[MD3]], i64 %[[DATA_ADDR2]])
|
|
// CHECK-LINUX: error: call to undeclared function '__setReg'
|
|
|
|
double test__getRegFp(void)
|
|
{
|
|
double volatile reg;
|
|
reg = __getRegFp(5);
|
|
reg = __getRegFp(31);
|
|
return reg;
|
|
}
|
|
|
|
// CHECK-MSCOMPAT-LABEL: define{{.*}}double @test__getRegFp(){{.*}}{
|
|
// CHECK-MSCOMPAT: [[BITS:%.*]] = call i64 @llvm.read_volatile_register.i64(metadata ![[MD4:.*]])
|
|
// CHECK-MSCOMPAT: bitcast i64 [[BITS]] to double
|
|
// CHECK-MSCOMPAT: [[BITS:%.*]] = call i64 @llvm.read_volatile_register.i64(metadata ![[MD5:.*]])
|
|
// CHECK-MSCOMPAT: bitcast i64 [[BITS]] to double
|
|
// CHECK-LINUX: error: call to undeclared function '__getRegFp'
|
|
|
|
void test__setRegFp(double v)
|
|
{
|
|
__setRegFp(5, v);
|
|
__setRegFp(31, v);
|
|
}
|
|
// CHECK-MSCOMPAT-LABEL: define{{.*}}void @test__setRegFp(double{{.*}}%v){{.*}}{
|
|
// CHECK-MSCOMPAT: [[BITS:%.*]] = bitcast double {{.*}} to i64
|
|
// CHECK-MSCOMPAT: call void @llvm.write_volatile_register.i64(metadata ![[MD4:.*]], i64 [[BITS]])
|
|
// CHECK-MSCOMPAT: [[BITS:%.*]] = bitcast double {{.*}} to i64
|
|
// CHECK-MSCOMPAT: call void @llvm.write_volatile_register.i64(metadata ![[MD5:.*]], i64 [[BITS]])
|
|
// CHECK-LINUX: error: call to undeclared function '__setRegFp'
|
|
|
|
#ifdef __LP64__
|
|
#define LONG __int32
|
|
#else
|
|
#define LONG long
|
|
#endif
|
|
|
|
#ifdef __LP64__
|
|
void check__writex18byte(unsigned char data, unsigned LONG offset) {
|
|
#else
|
|
void check__writex18byte(unsigned LONG offset, unsigned char data) {
|
|
#endif
|
|
__writex18byte(offset, data);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[DATA_ADDR:.*]] = alloca i8, align 1
|
|
// CHECK-MSCOMPAT: %[[OFFSET_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i8 %data, ptr %[[DATA_ADDR]], align 1
|
|
// CHECK-MSCOMPAT: store i32 %offset, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET:.*]] = load i32, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[DATA:.*]] = load i8, ptr %[[DATA_ADDR]], align 1
|
|
// CHECK-MSCOMPAT: %[[X18:.*]] = call i64 @llvm.read_register.i64(metadata ![[MD2]])
|
|
// CHECK-MSCOMPAT: %[[X18_AS_PTR:.*]] = inttoptr i64 %[[X18]] to ptr
|
|
// CHECK-MSCOMPAT: %[[ZEXT_OFFSET:.*]] = zext i32 %[[OFFSET]] to i64
|
|
// CHECK-MSCOMPAT: %[[PTR:.*]] = getelementptr i8, ptr %[[X18_AS_PTR]], i64 %[[ZEXT_OFFSET]]
|
|
// CHECK-MSCOMPAT: store i8 %[[DATA]], ptr %[[PTR]], align 1
|
|
|
|
#ifdef __LP64__
|
|
void check__writex18word(unsigned short data, unsigned LONG offset) {
|
|
#else
|
|
void check__writex18word(unsigned LONG offset, unsigned short data) {
|
|
#endif
|
|
__writex18word(offset, data);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[DATA_ADDR:.*]] = alloca i16, align 2
|
|
// CHECK-MSCOMPAT: %[[OFFSET_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i16 %data, ptr %[[DATA_ADDR]], align 2
|
|
// CHECK-MSCOMPAT: store i32 %offset, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET:.*]] = load i32, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[DATA:.*]] = load i16, ptr %[[DATA_ADDR]], align 2
|
|
// CHECK-MSCOMPAT: %[[X18:.*]] = call i64 @llvm.read_register.i64(metadata ![[MD2]])
|
|
// CHECK-MSCOMPAT: %[[X18_AS_PTR:.*]] = inttoptr i64 %[[X18]] to ptr
|
|
// CHECK-MSCOMPAT: %[[ZEXT_OFFSET:.*]] = zext i32 %[[OFFSET]] to i64
|
|
// CHECK-MSCOMPAT: %[[PTR:.*]] = getelementptr i8, ptr %[[X18_AS_PTR]], i64 %[[ZEXT_OFFSET]]
|
|
// CHECK-MSCOMPAT: store i16 %[[DATA]], ptr %[[PTR]], align 1
|
|
|
|
#ifdef __LP64__
|
|
void check__writex18dword(unsigned LONG data, unsigned LONG offset) {
|
|
#else
|
|
void check__writex18dword(unsigned LONG offset, unsigned LONG data) {
|
|
#endif
|
|
__writex18dword(offset, data);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[DATA_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i32 %data, ptr %[[DATA_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: store i32 %offset, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET:.*]] = load i32, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[DATA:.*]] = load i32, ptr %[[DATA_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[X18:.*]] = call i64 @llvm.read_register.i64(metadata ![[MD2]])
|
|
// CHECK-MSCOMPAT: %[[X18_AS_PTR:.*]] = inttoptr i64 %[[X18]] to ptr
|
|
// CHECK-MSCOMPAT: %[[ZEXT_OFFSET:.*]] = zext i32 %[[OFFSET]] to i64
|
|
// CHECK-MSCOMPAT: %[[PTR:.*]] = getelementptr i8, ptr %[[X18_AS_PTR]], i64 %[[ZEXT_OFFSET]]
|
|
// CHECK-MSCOMPAT: store i32 %[[DATA]], ptr %[[PTR]], align 1
|
|
|
|
#ifdef __LP64__
|
|
void check__writex18qword(unsigned __int64 data, unsigned LONG offset) {
|
|
#else
|
|
void check__writex18qword(unsigned LONG offset, unsigned __int64 data) {
|
|
#endif
|
|
__writex18qword(offset, data);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[DATA_ADDR:.*]] = alloca i64, align 8
|
|
// CHECK-MSCOMPAT: %[[OFFSET_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i64 %data, ptr %[[DATA_ADDR]], align 8
|
|
// CHECK-MSCOMPAT: store i32 %offset, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET:.*]] = load i32, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[DATA:.*]] = load i64, ptr %[[DATA_ADDR]], align 8
|
|
// CHECK-MSCOMPAT: %[[X18:.*]] = call i64 @llvm.read_register.i64(metadata ![[MD2]])
|
|
// CHECK-MSCOMPAT: %[[X18_AS_PTR:.*]] = inttoptr i64 %[[X18]] to ptr
|
|
// CHECK-MSCOMPAT: %[[ZEXT_OFFSET:.*]] = zext i32 %[[OFFSET]] to i64
|
|
// CHECK-MSCOMPAT: %[[PTR:.*]] = getelementptr i8, ptr %[[X18_AS_PTR]], i64 %[[ZEXT_OFFSET]]
|
|
// CHECK-MSCOMPAT: store i64 %[[DATA]], ptr %[[PTR]], align 1
|
|
|
|
unsigned char check__readx18byte(unsigned LONG offset) {
|
|
return __readx18byte(offset);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[OFFSET_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i32 %offset, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET:.*]] = load i32, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[X18:.*]] = call i64 @llvm.read_register.i64(metadata ![[MD2]])
|
|
// CHECK-MSCOMPAT: %[[X18_AS_PTR:.*]] = inttoptr i64 %[[X18]] to ptr
|
|
// CHECK-MSCOMPAT: %[[ZEXT_OFFSET:.*]] = zext i32 %[[OFFSET]] to i64
|
|
// CHECK-MSCOMPAT: %[[PTR:.*]] = getelementptr i8, ptr %[[X18_AS_PTR]], i64 %[[ZEXT_OFFSET]]
|
|
// CHECK-MSCOMPAT: %[[RETVAL:.*]] = load i8, ptr %[[PTR]], align 1
|
|
// CHECK-MSCOMPAT: ret i8 %[[RETVAL]]
|
|
|
|
unsigned short check__readx18word(unsigned LONG offset) {
|
|
return __readx18word(offset);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[OFFSET_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i32 %offset, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET:.*]] = load i32, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[X18:.*]] = call i64 @llvm.read_register.i64(metadata ![[MD2]])
|
|
// CHECK-MSCOMPAT: %[[X18_AS_PTR:.*]] = inttoptr i64 %[[X18]] to ptr
|
|
// CHECK-MSCOMPAT: %[[ZEXT_OFFSET:.*]] = zext i32 %[[OFFSET]] to i64
|
|
// CHECK-MSCOMPAT: %[[PTR:.*]] = getelementptr i8, ptr %[[X18_AS_PTR]], i64 %[[ZEXT_OFFSET]]
|
|
// CHECK-MSCOMPAT: %[[RETVAL:.*]] = load i16, ptr %[[PTR]], align 1
|
|
// CHECK-MSCOMPAT: ret i16 %[[RETVAL]]
|
|
|
|
unsigned LONG check__readx18dword(unsigned LONG offset) {
|
|
return __readx18dword(offset);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[OFFSET_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i32 %offset, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET:.*]] = load i32, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[X18:.*]] = call i64 @llvm.read_register.i64(metadata ![[MD2]])
|
|
// CHECK-MSCOMPAT: %[[X18_AS_PTR:.*]] = inttoptr i64 %[[X18]] to ptr
|
|
// CHECK-MSCOMPAT: %[[ZEXT_OFFSET:.*]] = zext i32 %[[OFFSET]] to i64
|
|
// CHECK-MSCOMPAT: %[[PTR:.*]] = getelementptr i8, ptr %[[X18_AS_PTR]], i64 %[[ZEXT_OFFSET]]
|
|
// CHECK-MSCOMPAT: %[[RETVAL:.*]] = load i32, ptr %[[PTR]], align 1
|
|
// CHECK-MSCOMPAT: ret i32 %[[RETVAL]]
|
|
|
|
unsigned __int64 check__readx18qword(unsigned LONG offset) {
|
|
return __readx18qword(offset);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[OFFSET_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i32 %offset, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET:.*]] = load i32, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[X18:.*]] = call i64 @llvm.read_register.i64(metadata ![[MD2]])
|
|
// CHECK-MSCOMPAT: %[[X18_AS_PTR:.*]] = inttoptr i64 %[[X18]] to ptr
|
|
// CHECK-MSCOMPAT: %[[ZEXT_OFFSET:.*]] = zext i32 %[[OFFSET]] to i64
|
|
// CHECK-MSCOMPAT: %[[PTR:.*]] = getelementptr i8, ptr %[[X18_AS_PTR]], i64 %[[ZEXT_OFFSET]]
|
|
// CHECK-MSCOMPAT: %[[RETVAL:.*]] = load i64, ptr %[[PTR]], align 1
|
|
// CHECK-MSCOMPAT: ret i64 %[[RETVAL]]
|
|
|
|
#ifdef __LP64__
|
|
void check__addx18byte(unsigned char data, unsigned LONG offset) {
|
|
#else
|
|
void check__addx18byte(unsigned LONG offset, unsigned char data) {
|
|
#endif
|
|
__addx18byte(offset, data);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[DATA_ADDR:.*]] = alloca i8, align 1
|
|
// CHECK-MSCOMPAT: %[[OFFSET_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i8 %data, ptr %[[DATA_ADDR]], align 1
|
|
// CHECK-MSCOMPAT: store i32 %offset, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET:.*]] = load i32, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[DATA:.*]] = load i8, ptr %[[DATA_ADDR]], align 1
|
|
// CHECK-MSCOMPAT: %[[X18:.*]] = call i64 @llvm.read_register.i64(metadata ![[MD2]])
|
|
// CHECK-MSCOMPAT: %[[X18_AS_PTR:.*]] = inttoptr i64 %[[X18]] to ptr
|
|
// CHECK-MSCOMPAT: %[[ZEXT_OFFSET:.*]] = zext i32 %[[OFFSET]] to i64
|
|
// CHECK-MSCOMPAT: %[[PTR:.*]] = getelementptr i8, ptr %[[X18_AS_PTR]], i64 %[[ZEXT_OFFSET]]
|
|
// CHECK-MSCOMPAT: %[[ORIG_VAL:.*]] = load i8, ptr %[[PTR]], align 1
|
|
// CHECK-MSCOMPAT: %[[SUM:.*]] = add i8 %[[ORIG_VAL]], %[[DATA]]
|
|
// CHECK-MSCOMPAT: store i8 %[[SUM]], ptr %[[PTR]], align 1
|
|
|
|
#ifdef __LP64__
|
|
void check__addx18word(unsigned short data, unsigned LONG offset) {
|
|
#else
|
|
void check__addx18word(unsigned LONG offset, unsigned short data) {
|
|
#endif
|
|
__addx18word(offset, data);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[DATA_ADDR:.*]] = alloca i16, align 2
|
|
// CHECK-MSCOMPAT: %[[OFFSET_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i16 %data, ptr %[[DATA_ADDR]], align 2
|
|
// CHECK-MSCOMPAT: store i32 %offset, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET:.*]] = load i32, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[DATA:.*]] = load i16, ptr %[[DATA_ADDR]], align 2
|
|
// CHECK-MSCOMPAT: %[[X18:.*]] = call i64 @llvm.read_register.i64(metadata ![[MD2]])
|
|
// CHECK-MSCOMPAT: %[[X18_AS_PTR:.*]] = inttoptr i64 %[[X18]] to ptr
|
|
// CHECK-MSCOMPAT: %[[ZEXT_OFFSET:.*]] = zext i32 %[[OFFSET]] to i64
|
|
// CHECK-MSCOMPAT: %[[PTR:.*]] = getelementptr i8, ptr %[[X18_AS_PTR]], i64 %[[ZEXT_OFFSET]]
|
|
// CHECK-MSCOMPAT: %[[ORIG_VAL:.*]] = load i16, ptr %[[PTR]], align 1
|
|
// CHECK-MSCOMPAT: %[[SUM:.*]] = add i16 %[[ORIG_VAL]], %[[DATA]]
|
|
// CHECK-MSCOMPAT: store i16 %[[SUM]], ptr %[[PTR]], align 1
|
|
|
|
#ifdef __LP64__
|
|
void check__addx18dword(unsigned LONG data, unsigned LONG offset) {
|
|
#else
|
|
void check__addx18dword(unsigned LONG offset, unsigned LONG data) {
|
|
#endif
|
|
__addx18dword(offset, data);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[DATA_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i32 %data, ptr %[[DATA_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: store i32 %offset, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET:.*]] = load i32, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[DATA:.*]] = load i32, ptr %[[DATA_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[X18:.*]] = call i64 @llvm.read_register.i64(metadata ![[MD2]])
|
|
// CHECK-MSCOMPAT: %[[X18_AS_PTR:.*]] = inttoptr i64 %[[X18]] to ptr
|
|
// CHECK-MSCOMPAT: %[[ZEXT_OFFSET:.*]] = zext i32 %[[OFFSET]] to i64
|
|
// CHECK-MSCOMPAT: %[[PTR:.*]] = getelementptr i8, ptr %[[X18_AS_PTR]], i64 %[[ZEXT_OFFSET]]
|
|
// CHECK-MSCOMPAT: %[[ORIG_VAL:.*]] = load i32, ptr %[[PTR]], align 1
|
|
// CHECK-MSCOMPAT: %[[SUM:.*]] = add i32 %[[ORIG_VAL]], %[[DATA]]
|
|
// CHECK-MSCOMPAT: store i32 %[[SUM]], ptr %[[PTR]], align 1
|
|
|
|
#ifdef __LP64__
|
|
void check__addx18qword(unsigned __int64 data, unsigned LONG offset) {
|
|
#else
|
|
void check__addx18qword(unsigned LONG offset, unsigned __int64 data) {
|
|
#endif
|
|
__addx18qword(offset, data);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[DATA_ADDR:.*]] = alloca i64, align 8
|
|
// CHECK-MSCOMPAT: %[[OFFSET_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i64 %data, ptr %[[DATA_ADDR]], align 8
|
|
// CHECK-MSCOMPAT: store i32 %offset, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET:.*]] = load i32, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[DATA:.*]] = load i64, ptr %[[DATA_ADDR]], align 8
|
|
// CHECK-MSCOMPAT: %[[X18:.*]] = call i64 @llvm.read_register.i64(metadata ![[MD2]])
|
|
// CHECK-MSCOMPAT: %[[X18_AS_PTR:.*]] = inttoptr i64 %[[X18]] to ptr
|
|
// CHECK-MSCOMPAT: %[[ZEXT_OFFSET:.*]] = zext i32 %[[OFFSET]] to i64
|
|
// CHECK-MSCOMPAT: %[[PTR:.*]] = getelementptr i8, ptr %[[X18_AS_PTR]], i64 %[[ZEXT_OFFSET]]
|
|
// CHECK-MSCOMPAT: %[[ORIG_VAL:.*]] = load i64, ptr %[[PTR]], align 1
|
|
// CHECK-MSCOMPAT: %[[SUM:.*]] = add i64 %[[ORIG_VAL]], %[[DATA]]
|
|
// CHECK-MSCOMPAT: store i64 %[[SUM]], ptr %[[PTR]], align 1
|
|
|
|
void check__incx18byte(unsigned LONG offset) {
|
|
__incx18byte(offset);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[OFFSET_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i32 %offset, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET:.*]] = load i32, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[X18:.*]] = call i64 @llvm.read_register.i64(metadata ![[MD2]])
|
|
// CHECK-MSCOMPAT: %[[X18_AS_PTR:.*]] = inttoptr i64 %[[X18]] to ptr
|
|
// CHECK-MSCOMPAT: %[[ZEXT_OFFSET:.*]] = zext i32 %[[OFFSET]] to i64
|
|
// CHECK-MSCOMPAT: %[[PTR:.*]] = getelementptr i8, ptr %[[X18_AS_PTR]], i64 %[[ZEXT_OFFSET]]
|
|
// CHECK-MSCOMPAT: %[[ORIG_VAL:.*]] = load i8, ptr %[[PTR]], align 1
|
|
// CHECK-MSCOMPAT: %[[SUM:.*]] = add i8 %[[ORIG_VAL]], 1
|
|
// CHECK-MSCOMPAT: store i8 %[[SUM]], ptr %[[PTR]], align 1
|
|
|
|
void check__incx18word(unsigned LONG offset) {
|
|
__incx18word(offset);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[OFFSET_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i32 %offset, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET:.*]] = load i32, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[X18:.*]] = call i64 @llvm.read_register.i64(metadata ![[MD2]])
|
|
// CHECK-MSCOMPAT: %[[X18_AS_PTR:.*]] = inttoptr i64 %[[X18]] to ptr
|
|
// CHECK-MSCOMPAT: %[[ZEXT_OFFSET:.*]] = zext i32 %[[OFFSET]] to i64
|
|
// CHECK-MSCOMPAT: %[[PTR:.*]] = getelementptr i8, ptr %[[X18_AS_PTR]], i64 %[[ZEXT_OFFSET]]
|
|
// CHECK-MSCOMPAT: %[[ORIG_VAL:.*]] = load i16, ptr %[[PTR]], align 1
|
|
// CHECK-MSCOMPAT: %[[SUM:.*]] = add i16 %[[ORIG_VAL]], 1
|
|
// CHECK-MSCOMPAT: store i16 %[[SUM]], ptr %[[PTR]], align 1
|
|
|
|
void check__incx18dword(unsigned LONG offset) {
|
|
__incx18dword(offset);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[OFFSET_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i32 %offset, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET:.*]] = load i32, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[X18:.*]] = call i64 @llvm.read_register.i64(metadata ![[MD2]])
|
|
// CHECK-MSCOMPAT: %[[X18_AS_PTR:.*]] = inttoptr i64 %[[X18]] to ptr
|
|
// CHECK-MSCOMPAT: %[[ZEXT_OFFSET:.*]] = zext i32 %[[OFFSET]] to i64
|
|
// CHECK-MSCOMPAT: %[[PTR:.*]] = getelementptr i8, ptr %[[X18_AS_PTR]], i64 %[[ZEXT_OFFSET]]
|
|
// CHECK-MSCOMPAT: %[[ORIG_VAL:.*]] = load i32, ptr %[[PTR]], align 1
|
|
// CHECK-MSCOMPAT: %[[SUM:.*]] = add i32 %[[ORIG_VAL]], 1
|
|
// CHECK-MSCOMPAT: store i32 %[[SUM]], ptr %[[PTR]], align 1
|
|
|
|
void check__incx18qword(unsigned LONG offset) {
|
|
__incx18qword(offset);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[OFFSET_ADDR:.*]] = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i32 %offset, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[OFFSET:.*]] = load i32, ptr %[[OFFSET_ADDR]], align 4
|
|
// CHECK-MSCOMPAT: %[[X18:.*]] = call i64 @llvm.read_register.i64(metadata ![[MD2]])
|
|
// CHECK-MSCOMPAT: %[[X18_AS_PTR:.*]] = inttoptr i64 %[[X18]] to ptr
|
|
// CHECK-MSCOMPAT: %[[ZEXT_OFFSET:.*]] = zext i32 %[[OFFSET]] to i64
|
|
// CHECK-MSCOMPAT: %[[PTR:.*]] = getelementptr i8, ptr %[[X18_AS_PTR]], i64 %[[ZEXT_OFFSET]]
|
|
// CHECK-MSCOMPAT: %[[ORIG_VAL:.*]] = load i64, ptr %[[PTR]], align 1
|
|
// CHECK-MSCOMPAT: %[[SUM:.*]] = add i64 %[[ORIG_VAL]], 1
|
|
// CHECK-MSCOMPAT: store i64 %[[SUM]], ptr %[[PTR]], align 1
|
|
|
|
double check__CopyDoubleFromInt64(__int64 arg1) {
|
|
return _CopyDoubleFromInt64(arg1);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[ARG:.*]].addr = alloca i64, align 8
|
|
// CHECK-MSCOMPAT: store i64 %[[ARG]], ptr %[[ARG]].addr, align 8
|
|
// CHECK-MSCOMPAT: %[[VAR0:.*]] = load i64, ptr %[[ARG]].addr, align 8
|
|
// CHECK-MSCOMPAT: %[[VAR1:.*]] = bitcast i64 %[[VAR0]] to double
|
|
// CHECK-MSCOMPAT: ret double %[[VAR1]]
|
|
// CHECK-LINUX: error: call to undeclared function '_CopyDoubleFromInt64'
|
|
|
|
float check__CopyFloatFromInt32(__int32 arg1) {
|
|
return _CopyFloatFromInt32(arg1);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[ARG:.*]].addr = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i32 %[[ARG]], ptr %[[ARG]].addr, align 4
|
|
// CHECK-MSCOMPAT: %[[VAR0:.*]] = load i32, ptr %[[ARG]].addr, align 4
|
|
// CHECK-MSCOMPAT: %[[VAR1:.*]] = bitcast i32 %[[VAR0]] to float
|
|
// CHECK-MSCOMPAT: ret float %[[VAR1]]
|
|
// CHECK-LINUX: error: call to undeclared function '_CopyFloatFromInt32'
|
|
|
|
__int32 check__CopyInt32FromFloat(float arg1) {
|
|
return _CopyInt32FromFloat(arg1);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[ARG:.*]].addr = alloca float, align 4
|
|
// CHECK-MSCOMPAT: store float %[[ARG]], ptr %[[ARG]].addr, align 4
|
|
// CHECK-MSCOMPAT: %[[VAR0:.*]] = load float, ptr %[[ARG]].addr, align 4
|
|
// CHECK-MSCOMPAT: %[[VAR1:.*]] = bitcast float %[[VAR0]] to i32
|
|
// CHECK-MSCOMPAT: ret i32 %[[VAR1]]
|
|
// CHECK-LINUX: error: call to undeclared function '_CopyInt32FromFloat'
|
|
|
|
__int64 check__CopyInt64FromDouble(double arg1) {
|
|
return _CopyInt64FromDouble(arg1);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[ARG:.*]].addr = alloca double, align 8
|
|
// CHECK-MSCOMPAT: store double %[[ARG]], ptr %[[ARG]].addr, align 8
|
|
// CHECK-MSCOMPAT: %[[VAR0:.*]] = load double, ptr %[[ARG]].addr, align 8
|
|
// CHECK-MSCOMPAT: %[[VAR1:.*]] = bitcast double %[[VAR0]] to i64
|
|
// CHECK-MSCOMPAT: ret i64 %[[VAR1]]
|
|
// CHECK-LINUX: error: call to undeclared function '_CopyInt64FromDouble'
|
|
|
|
unsigned int check__CountLeadingOnes(unsigned LONG arg1) {
|
|
return _CountLeadingOnes(arg1);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[ARG1:.*]].addr = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i32 %[[ARG1]], ptr %[[ARG1]].addr, align 4
|
|
// CHECK-MSCOMPAT: %[[VAR0:.*]] = load i32, ptr %[[ARG1]].addr, align 4
|
|
// CHECK-MSCOMPAT: %[[VAR1:.*]] = xor i32 %[[VAR0]], -1
|
|
// CHECK-MSCOMPAT: %[[VAR2:.*]] = call i32 @llvm.ctlz.i32(i32 %1, i1 false)
|
|
// CHECK-MSCOMPAT: ret i32 %[[VAR2]]
|
|
// CHECK-LINUX: error: call to undeclared function '_CountLeadingOnes'
|
|
|
|
unsigned int check__CountLeadingOnes64(unsigned __int64 arg1) {
|
|
return _CountLeadingOnes64(arg1);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[ARG1:.*]].addr = alloca i64, align 8
|
|
// CHECK-MSCOMPAT: store i64 %[[ARG1]], ptr %[[ARG1]].addr, align 8
|
|
// CHECK-MSCOMPAT: %[[VAR0:.*]] = load i64, ptr %[[ARG1]].addr, align 8
|
|
// CHECK-MSCOMPAT: %[[VAR1:.*]] = xor i64 %[[VAR0]], -1
|
|
// CHECK-MSCOMPAT: %[[VAR2:.*]] = call i64 @llvm.ctlz.i64(i64 %1, i1 false)
|
|
// CHECK-MSCOMPAT: %[[VAR3:.*]] = trunc i64 %2 to i32
|
|
// CHECK-MSCOMPAT: ret i32 %[[VAR3]]
|
|
// CHECK-LINUX: error: call to undeclared function '_CountLeadingOnes64'
|
|
|
|
unsigned int check__CountLeadingSigns(__int32 arg1) {
|
|
return _CountLeadingSigns(arg1);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[ARG1:.*]].addr = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i32 %[[ARG1]], ptr %[[ARG1]].addr, align 4
|
|
// CHECK-MSCOMPAT: %[[VAR0:.*]] = load i32, ptr %[[ARG1]].addr, align 4
|
|
// CHECK-MSCOMPAT: %[[CLS:.*]] = call i32 @llvm.aarch64.cls(i32 %[[VAR0]])
|
|
// CHECK-MSCOMPAT: ret i32 %[[CLS]]
|
|
// CHECK-LINUX: error: call to undeclared function '_CountLeadingSigns'
|
|
|
|
unsigned int check__CountLeadingSigns64(__int64 arg1) {
|
|
return _CountLeadingSigns64(arg1);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[ARG1:.*]].addr = alloca i64, align 8
|
|
// CHECK-MSCOMPAT: store i64 %[[ARG1]], ptr %[[ARG1]].addr, align 8
|
|
// CHECK-MSCOMPAT: %[[VAR0:.*]] = load i64, ptr %[[ARG1]].addr, align 8
|
|
// CHECK-MSCOMPAT: %[[CLS:.*]] = call i32 @llvm.aarch64.cls64(i64 %[[VAR0]])
|
|
// CHECK-MSCOMPAT: ret i32 %[[CLS]]
|
|
// CHECK-LINUX: error: call to undeclared function '_CountLeadingSigns64'
|
|
|
|
unsigned int check__CountLeadingZeros(__int32 arg1) {
|
|
return _CountLeadingZeros(arg1);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[ARG1:.*]].addr = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i32 %[[ARG1]], ptr %[[ARG1]].addr, align 4
|
|
// CHECK-MSCOMPAT: %[[VAR0:.*]] = load i32, ptr %[[ARG1]].addr, align 4
|
|
// CHECK-MSCOMPAT: %[[VAR1:.*]] = call i32 @llvm.ctlz.i32(i32 %[[VAR0]], i1 false)
|
|
// CHECK-MSCOMPAT: ret i32 %[[VAR1]]
|
|
// CHECK-LINUX: error: call to undeclared function '_CountLeadingZeros'
|
|
|
|
unsigned int check__CountLeadingZeros64(__int64 arg1) {
|
|
return _CountLeadingZeros64(arg1);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[ARG1:.*]].addr = alloca i64, align 8
|
|
// CHECK-MSCOMPAT: store i64 %[[ARG1]], ptr %[[ARG1]].addr, align 8
|
|
// CHECK-MSCOMPAT: %[[VAR0:.*]] = load i64, ptr %[[ARG1]].addr, align 8
|
|
// CHECK-MSCOMPAT: %[[VAR1:.*]] = call i64 @llvm.ctlz.i64(i64 %[[VAR0]], i1 false)
|
|
// CHECK-MSCOMPAT: %[[VAR2:.*]] = trunc i64 %[[VAR1]] to i32
|
|
// CHECK-MSCOMPAT: ret i32 %[[VAR2]]
|
|
// CHECK-LINUX: error: call to undeclared function '_CountLeadingZeros64'
|
|
|
|
unsigned int check_CountOneBits(unsigned LONG arg1) {
|
|
return _CountOneBits(arg1);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[ARG1:.*]].addr = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i32 %[[ARG1]], ptr %[[ARG1]].addr, align 4
|
|
// CHECK-MSCOMPAT: %[[VAR0:.*]] = load i32, ptr %[[ARG1]].addr, align 4
|
|
// CHECK-MSCOMPAT: %[[VAR1:.*]] = call i32 @llvm.ctpop.i32(i32 %0)
|
|
// CHECK-MSCOMPAT: ret i32 %[[VAR1]]
|
|
// CHECK-LINUX: error: call to undeclared function '_CountOneBits'
|
|
|
|
unsigned int check_CountOneBits64(unsigned __int64 arg1) {
|
|
return _CountOneBits64(arg1);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[ARG1:.*]].addr = alloca i64, align 8
|
|
// CHECK-MSCOMPAT: store i64 %[[ARG1]], ptr %[[ARG1]].addr, align 8
|
|
// CHECK-MSCOMPAT: %[[VAR0:.*]] = load i64, ptr %[[ARG1]].addr, align 8
|
|
// CHECK-MSCOMPAT: %[[VAR1:.*]] = call i64 @llvm.ctpop.i64(i64 %0)
|
|
// CHECK-MSCOMPAT: %[[VAR2:.*]] = trunc i64 %1 to i32
|
|
// CHECK-MSCOMPAT: ret i32 %[[VAR2]]
|
|
// CHECK-LINUX: error: call to undeclared function '_CountOneBits64'
|
|
|
|
unsigned int check_CountTrailingZeros(unsigned LONG arg1) {
|
|
return _CountTrailingZeros(arg1);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[ARG1:.*]].addr = alloca i32, align 4
|
|
// CHECK-MSCOMPAT: store i32 %[[ARG1]], ptr %[[ARG1]].addr, align 4
|
|
// CHECK-MSCOMPAT: %[[VAR0:.*]] = load i32, ptr %[[ARG1]].addr, align 4
|
|
// CHECK-MSCOMPAT: %[[VAR1:.*]] = call i32 @llvm.cttz.i32(i32 %[[VAR0]], i1 false)
|
|
// CHECK-MSCOMPAT: ret i32 %[[VAR1]]
|
|
// CHECK-LINUX: error: call to undeclared function '_CountTrailingZeros'
|
|
|
|
unsigned int check_CountTrailingZeros64(unsigned __int64 arg1) {
|
|
return _CountTrailingZeros64(arg1);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[ARG1:.*]].addr = alloca i64, align 8
|
|
// CHECK-MSCOMPAT: store i64 %[[ARG1]], ptr %[[ARG1]].addr, align 8
|
|
// CHECK-MSCOMPAT: %[[VAR0:.*]] = load i64, ptr %[[ARG1]].addr, align 8
|
|
// CHECK-MSCOMPAT: %[[VAR1:.*]] = call i64 @llvm.cttz.i64(i64 %[[VAR0]], i1 false)
|
|
// CHECK-MSCOMPAT: %[[VAR2:.*]] = trunc i64 %[[VAR1]] to i32
|
|
// CHECK-MSCOMPAT: ret i32 %[[VAR2]]
|
|
// CHECK-LINUX: error: call to undeclared function '_CountTrailingZeros64'
|
|
|
|
void check__prefetch(void *arg1) {
|
|
return __prefetch(arg1);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT: %[[ARG1:.*]].addr = alloca ptr, align 8
|
|
// CHECK-MSCOMPAT: store ptr %[[ARG1]], ptr %[[ARG1]].addr, align 8
|
|
// CHECK-MSCOMPAT: %[[VAR0:.*]] = load ptr, ptr %[[ARG1]].addr, align 8
|
|
// CHECK-MSCOMPAT: call void @llvm.prefetch.p0(ptr %[[VAR0]], i32 0, i32 3, i32 1)
|
|
// CHECK-MSCOMPAT: ret void
|
|
|
|
void check__prefetch2(void *arg1) {
|
|
__prefetch2(arg1, 0x00);
|
|
__prefetch2(arg1, 0x13);
|
|
}
|
|
|
|
// CHECK-MSCOMPAT-LABEL: define{{.*}}void @check__prefetch2(ptr{{.*}}%arg1){{.*}}{
|
|
// CHECK-MSCOMPAT: call void @llvm.aarch64.prefetch(ptr %{{.*}}, i32 0, i32 0, i32 0, i32 1)
|
|
// CHECK-MSCOMPAT: call void @llvm.aarch64.prefetch(ptr %{{.*}}, i32 1, i32 1, i32 1, i32 1)
|
|
// CHECK-LINUX: error: call to undeclared function '__prefetch2'
|
|
|
|
|
|
// CHECK-MSCOMPAT: ![[MD2]] = !{!"x18"}
|
|
// CHECK-MSCOMPAT: ![[MD3]] = !{!"sp"}
|
|
// CHECK-MSCOMPAT: ![[MD4]] = !{!"d5"}
|
|
// CHECK-MSCOMPAT: ![[MD5]] = !{!"d31"}
|