derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
184 lines
8.6 KiB
HLSL
184 lines
8.6 KiB
HLSL
// RUN: %clang_cc1 -std=hlsl202x -finclude-default-header -x hlsl -triple \
|
|
// RUN: spirv-unknown-vulkan-compute %s -emit-llvm \
|
|
// RUN: -o - | FileCheck %s --check-prefixes=CHECK -DFNATTRS="hidden spir_func noundef nofpclass(nan inf)"
|
|
|
|
// CHECK: define [[FNATTRS]] float @_Z17test_atan2_doubledd(
|
|
// CHECK: [[CONVI:%.*]] = fptrunc {{.*}} double %{{.*}} to float
|
|
// CHECK: [[CONV1I:%.*]] = fptrunc {{.*}} double %{{.*}} to float
|
|
// CHECK: [[V5:%.*]] = call {{.*}} float @llvm.atan2.f32(float [[CONVI]], float [[CONV1I]])
|
|
// CHECK: ret float [[V5]]
|
|
float test_atan2_double (double p0, double p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] <2 x float> @_Z18test_atan2_double2Dv2_dS_(
|
|
// CHECK: [[CONVI:%.*]] = fptrunc {{.*}} <2 x double> %{{.*}} to <2 x float>
|
|
// CHECK: [[CONV1I:%.*]] = fptrunc {{.*}} <2 x double> %{{.*}} to <2 x float>
|
|
// CHECK: [[V5:%.*]] = call {{.*}} <2 x float> @llvm.atan2.v2f32(<2 x float> [[CONVI]], <2 x float> [[CONV1I]])
|
|
// CHECK: ret <2 x float> [[V5]]
|
|
float2 test_atan2_double2 (double2 p0, double2 p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] <3 x float> @_Z18test_atan2_double3Dv3_dS_(
|
|
// CHECK: [[CONVI:%.*]] = fptrunc {{.*}} <3 x double> %{{.*}} to <3 x float>
|
|
// CHECK: [[CONV1I:%.*]] = fptrunc {{.*}} <3 x double> %{{.*}} to <3 x float>
|
|
// CHECK: [[V5:%.*]] = call {{.*}} <3 x float> @llvm.atan2.v3f32(<3 x float> [[CONVI]], <3 x float> [[CONV1I]])
|
|
// CHECK: ret <3 x float> [[V5]]
|
|
float3 test_atan2_double3 (double3 p0, double3 p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] <4 x float> @_Z18test_atan2_double4Dv4_dS_(
|
|
// CHECK: [[CONVI:%.*]] = fptrunc {{.*}} <4 x double> %{{.*}} to <4 x float>
|
|
// CHECK: [[CONV1I:%.*]] = fptrunc {{.*}} <4 x double> %{{.*}} to <4 x float>
|
|
// CHECK: [[V5:%.*]] = call {{.*}} <4 x float> @llvm.atan2.v4f32(<4 x float> [[CONVI]], <4 x float> [[CONV1I]])
|
|
// CHECK: ret <4 x float> [[V5]]
|
|
float4 test_atan2_double4 (double4 p0, double4 p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] float @_Z14test_atan2_intii(
|
|
// CHECK: [[CONVI:%.*]] = sitofp i32 %{{.*}} to float
|
|
// CHECK: [[CONV1I:%.*]] = sitofp i32 %{{.*}} to float
|
|
// CHECK: [[V5:%.*]] = call {{.*}} float @llvm.atan2.f32(float [[CONVI]], float [[CONV1I]])
|
|
// CHECK: ret float [[V5]]
|
|
float test_atan2_int (int p0, int p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] <2 x float> @_Z15test_atan2_int2Dv2_iS_(
|
|
// CHECK: [[CONVI:%.*]] = sitofp <2 x i32> %{{.*}} to <2 x float>
|
|
// CHECK: [[CONV1I:%.*]] = sitofp <2 x i32> %{{.*}} to <2 x float>
|
|
// CHECK: [[V5:%.*]] = call {{.*}} <2 x float> @llvm.atan2.v2f32(<2 x float> [[CONVI]], <2 x float> [[CONV1I]])
|
|
// CHECK: ret <2 x float> [[V5]]
|
|
float2 test_atan2_int2 (int2 p0, int2 p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] <3 x float> @_Z15test_atan2_int3Dv3_iS_(
|
|
// CHECK: [[CONVI:%.*]] = sitofp <3 x i32> %{{.*}} to <3 x float>
|
|
// CHECK: [[CONV1I:%.*]] = sitofp <3 x i32> %{{.*}} to <3 x float>
|
|
// CHECK: [[V5:%.*]] = call {{.*}} <3 x float> @llvm.atan2.v3f32(<3 x float> [[CONVI]], <3 x float> [[CONV1I]])
|
|
// CHECK: ret <3 x float> [[V5]]
|
|
float3 test_atan2_int3 (int3 p0, int3 p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] <4 x float> @_Z15test_atan2_int4Dv4_iS_(
|
|
// CHECK: [[CONVI:%.*]] = sitofp <4 x i32> %{{.*}} to <4 x float>
|
|
// CHECK: [[CONV1I:%.*]] = sitofp <4 x i32> %{{.*}} to <4 x float>
|
|
// CHECK: [[V5:%.*]] = call {{.*}} <4 x float> @llvm.atan2.v4f32(<4 x float> [[CONVI]], <4 x float> [[CONV1I]])
|
|
// CHECK: ret <4 x float> [[V5]]
|
|
float4 test_atan2_int4 (int4 p0, int4 p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] float @_Z15test_atan2_uintjj(
|
|
// CHECK: [[CONVI:%.*]] = uitofp i32 %{{.*}} to float
|
|
// CHECK: [[CONV1I:%.*]] = uitofp i32 %{{.*}} to float
|
|
// CHECK: [[V5:%.*]] = call {{.*}} float @llvm.atan2.f32(float [[CONVI]], float [[CONV1I]])
|
|
// CHECK: ret float [[V5]]
|
|
float test_atan2_uint (uint p0, uint p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] <2 x float> @_Z16test_atan2_uint2Dv2_jS_(
|
|
// CHECK: [[CONVI:%.*]] = uitofp <2 x i32> %{{.*}} to <2 x float>
|
|
// CHECK: [[CONV1I:%.*]] = uitofp <2 x i32> %{{.*}} to <2 x float>
|
|
// CHECK: [[V5:%.*]] = call {{.*}} <2 x float> @llvm.atan2.v2f32(<2 x float> [[CONVI]], <2 x float> [[CONV1I]])
|
|
// CHECK: ret <2 x float> [[V5]]
|
|
float2 test_atan2_uint2 (uint2 p0, uint2 p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] <3 x float> @_Z16test_atan2_uint3Dv3_jS_(
|
|
// CHECK: [[CONVI:%.*]] = uitofp <3 x i32> %{{.*}} to <3 x float>
|
|
// CHECK: [[CONV1I:%.*]] = uitofp <3 x i32> %{{.*}} to <3 x float>
|
|
// CHECK: [[V5:%.*]] = call {{.*}} <3 x float> @llvm.atan2.v3f32(<3 x float> [[CONVI]], <3 x float> [[CONV1I]])
|
|
// CHECK: ret <3 x float> [[V5]]
|
|
float3 test_atan2_uint3 (uint3 p0, uint3 p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] <4 x float> @_Z16test_atan2_uint4Dv4_jS_(
|
|
// CHECK: [[CONVI:%.*]] = uitofp <4 x i32> %{{.*}} to <4 x float>
|
|
// CHECK: [[CONV1I:%.*]] = uitofp <4 x i32> %{{.*}} to <4 x float>
|
|
// CHECK: [[V5:%.*]] = call {{.*}} <4 x float> @llvm.atan2.v4f32(<4 x float> [[CONVI]], <4 x float> [[CONV1I]])
|
|
// CHECK: ret <4 x float> [[V5]]
|
|
float4 test_atan2_uint4 (uint4 p0, uint4 p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] float @_Z18test_atan2_int64_tll(
|
|
// CHECK: [[CONVI:%.*]] = sitofp i64 %{{.*}} to float
|
|
// CHECK: [[CONV1I:%.*]] = sitofp i64 %{{.*}} to float
|
|
// CHECK: [[V5:%.*]] = call {{.*}} float @llvm.atan2.f32(float [[CONVI]], float [[CONV1I]])
|
|
// CHECK: ret float [[V5]]
|
|
float test_atan2_int64_t (int64_t p0, int64_t p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] <2 x float> @_Z19test_atan2_int64_t2Dv2_lS_(
|
|
// CHECK: [[CONVI:%.*]] = sitofp <2 x i64> %{{.*}} to <2 x float>
|
|
// CHECK: [[CONV1I:%.*]] = sitofp <2 x i64> %{{.*}} to <2 x float>
|
|
// CHECK: [[V5:%.*]] = call {{.*}} <2 x float> @llvm.atan2.v2f32(<2 x float> [[CONVI]], <2 x float> [[CONV1I]])
|
|
// CHECK: ret <2 x float> [[V5]]
|
|
float2 test_atan2_int64_t2 (int64_t2 p0, int64_t2 p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] <3 x float> @_Z19test_atan2_int64_t3Dv3_lS_(
|
|
// CHECK: [[CONVI:%.*]] = sitofp <3 x i64> %{{.*}} to <3 x float>
|
|
// CHECK: [[CONV1I:%.*]] = sitofp <3 x i64> %{{.*}} to <3 x float>
|
|
// CHECK: [[V5:%.*]] = call {{.*}} <3 x float> @llvm.atan2.v3f32(<3 x float> [[CONVI]], <3 x float> [[CONV1I]])
|
|
// CHECK: ret <3 x float> [[V5]]
|
|
float3 test_atan2_int64_t3 (int64_t3 p0, int64_t3 p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] <4 x float> @_Z19test_atan2_int64_t4Dv4_lS_(
|
|
// CHECK: [[CONVI:%.*]] = sitofp <4 x i64> %{{.*}} to <4 x float>
|
|
// CHECK: [[CONV1I:%.*]] = sitofp <4 x i64> %{{.*}} to <4 x float>
|
|
// CHECK: [[V5:%.*]] = call {{.*}} <4 x float> @llvm.atan2.v4f32(<4 x float> [[CONVI]], <4 x float> [[CONV1I]])
|
|
// CHECK: ret <4 x float> [[V5]]
|
|
float4 test_atan2_int64_t4 (int64_t4 p0, int64_t4 p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] float @_Z19test_atan2_uint64_tmm(
|
|
// CHECK: [[CONVI:%.*]] = uitofp i64 %{{.*}} to float
|
|
// CHECK: [[CONV1I:%.*]] = uitofp i64 %{{.*}} to float
|
|
// CHECK: [[V5:%.*]] = call {{.*}} float @llvm.atan2.f32(float [[CONVI]], float [[CONV1I]])
|
|
// CHECK: ret float [[V5]]
|
|
float test_atan2_uint64_t (uint64_t p0, uint64_t p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] <2 x float> @_Z20test_atan2_uint64_t2Dv2_mS_(
|
|
// CHECK: [[CONVI:%.*]] = uitofp <2 x i64> %{{.*}} to <2 x float>
|
|
// CHECK: [[CONV1I:%.*]] = uitofp <2 x i64> %{{.*}} to <2 x float>
|
|
// CHECK: [[V5:%.*]] = call {{.*}} <2 x float> @llvm.atan2.v2f32(<2 x float> [[CONVI]], <2 x float> [[CONV1I]])
|
|
// CHECK: ret <2 x float> [[V5]]
|
|
float2 test_atan2_uint64_t2 (uint64_t2 p0, uint64_t2 p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] <3 x float> @_Z20test_atan2_uint64_t3Dv3_mS_(
|
|
// CHECK: [[CONVI:%.*]] = uitofp <3 x i64> %{{.*}} to <3 x float>
|
|
// CHECK: [[CONV1I:%.*]] = uitofp <3 x i64> %{{.*}} to <3 x float>
|
|
// CHECK: [[V5:%.*]] = call {{.*}} <3 x float> @llvm.atan2.v3f32(<3 x float> [[CONVI]], <3 x float> [[CONV1I]])
|
|
// CHECK: ret <3 x float> [[V5]]
|
|
float3 test_atan2_uint64_t3 (uint64_t3 p0, uint64_t3 p1) {
|
|
return atan2(p0, p1);
|
|
}
|
|
|
|
// CHECK: define [[FNATTRS]] <4 x float> @_Z20test_atan2_uint64_t4Dv4_mS_(
|
|
// CHECK: [[CONVI:%.*]] = uitofp <4 x i64> %{{.*}} to <4 x float>
|
|
// CHECK: [[CONV1I:%.*]] = uitofp <4 x i64> %{{.*}} to <4 x float>
|
|
// CHECK: [[V5:%.*]] = call {{.*}} <4 x float> @llvm.atan2.v4f32(<4 x float> [[CONVI]], <4 x float> [[CONV1I]])
|
|
// CHECK: ret <4 x float> [[V5]]
|
|
float4 test_atan2_uint64_t4 (uint64_t4 p0, uint64_t4 p1) {
|
|
return atan2(p0, p1);
|
|
}
|