derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
142 lines
5.8 KiB
C
142 lines
5.8 KiB
C
// This test uses '<prefix>-SAME: {{^}}' to start matching immediately where the
|
|
// previous check finished matching (specifically, caret is not treated as
|
|
// matching a start of line when used like this in FileCheck).
|
|
|
|
// RUN: not %clang_cc1 -triple riscv32 -target-cpu not-a-cpu -fsyntax-only %s 2>&1 | FileCheck %s --check-prefix RISCV32
|
|
// RISCV32: error: unknown target CPU 'not-a-cpu'
|
|
// RISCV32-NEXT: note: valid target CPU values are:
|
|
// RISCV32-SAME: {{^}} andes-a25
|
|
// RISCV32-SAME: {{^}}, andes-a45
|
|
// RISCV32-SAME: {{^}}, andes-n45
|
|
// RISCV32-SAME: {{^}}, generic-rv32
|
|
// RISCV32-SAME: {{^}}, rocket-rv32
|
|
// RISCV32-SAME: {{^}}, rp2350-hazard3
|
|
// RISCV32-SAME: {{^}}, sifive-e20
|
|
// RISCV32-SAME: {{^}}, sifive-e21
|
|
// RISCV32-SAME: {{^}}, sifive-e24
|
|
// RISCV32-SAME: {{^}}, sifive-e31
|
|
// RISCV32-SAME: {{^}}, sifive-e34
|
|
// RISCV32-SAME: {{^}}, sifive-e76
|
|
// RISCV32-SAME: {{^}}, sifive-x160
|
|
// RISCV32-SAME: {{^}}, syntacore-scr1-base
|
|
// RISCV32-SAME: {{^}}, syntacore-scr1-max
|
|
// RISCV32-SAME: {{^}}, syntacore-scr3-rv32
|
|
// RISCV32-SAME: {{^}}, syntacore-scr4-rv32
|
|
// RISCV32-SAME: {{^}}, syntacore-scr5-rv32
|
|
// RISCV32-SAME: {{$}}
|
|
|
|
// RUN: not %clang_cc1 -triple riscv64 -target-cpu not-a-cpu -fsyntax-only %s 2>&1 | FileCheck %s --check-prefix RISCV64
|
|
// RISCV64: error: unknown target CPU 'not-a-cpu'
|
|
// RISCV64-NEXT: note: valid target CPU values are:
|
|
// RISCV64-SAME: {{^}} an-erbium
|
|
// RISCV64-SAME: {{^}}, andes-ax25
|
|
// RISCV64-SAME: {{^}}, andes-ax45
|
|
// RISCV64-SAME: {{^}}, andes-ax45mpv
|
|
// RISCV64-SAME: {{^}}, andes-nx45
|
|
// RISCV64-SAME: {{^}}, et-soc1
|
|
// RISCV64-SAME: {{^}}, generic-rv64
|
|
// RISCV64-SAME: {{^}}, mips-p8700
|
|
// RISCV64-SAME: {{^}}, rocket-rv64
|
|
// RISCV64-SAME: {{^}}, sifive-p450
|
|
// RISCV64-SAME: {{^}}, sifive-p470
|
|
// RISCV64-SAME: {{^}}, sifive-p550
|
|
// RISCV64-SAME: {{^}}, sifive-p670
|
|
// RISCV64-SAME: {{^}}, sifive-p870-d
|
|
// RISCV64-SAME: {{^}}, sifive-s21
|
|
// RISCV64-SAME: {{^}}, sifive-s51
|
|
// RISCV64-SAME: {{^}}, sifive-s54
|
|
// RISCV64-SAME: {{^}}, sifive-s76
|
|
// RISCV64-SAME: {{^}}, sifive-u54
|
|
// RISCV64-SAME: {{^}}, sifive-u74
|
|
// RISCV64-SAME: {{^}}, sifive-x180
|
|
// RISCV64-SAME: {{^}}, sifive-x280
|
|
// RISCV64-SAME: {{^}}, sifive-x390
|
|
// RISCV64-SAME: {{^}}, spacemit-a100
|
|
// RISCV64-SAME: {{^}}, spacemit-x60
|
|
// RISCV64-SAME: {{^}}, spacemit-x100
|
|
// RISCV64-SAME: {{^}}, syntacore-scr3-rv64
|
|
// RISCV64-SAME: {{^}}, syntacore-scr4-rv64
|
|
// RISCV64-SAME: {{^}}, syntacore-scr5-rv64
|
|
// RISCV64-SAME: {{^}}, syntacore-scr7
|
|
// RISCV64-SAME: {{^}}, tt-ascalon-x
|
|
// RISCV64-SAME: {{^}}, veyron-v1
|
|
// RISCV64-SAME: {{^}}, xiangshan-kunminghu
|
|
// RISCV64-SAME: {{^}}, xiangshan-nanhu
|
|
// RISCV64-SAME: {{^}}, xt-c910v2
|
|
// RISCV64-SAME: {{^}}, xt-c920v2
|
|
// RISCV64-SAME: {{$}}
|
|
|
|
// RUN: not %clang_cc1 -triple riscv32 -tune-cpu not-a-cpu -fsyntax-only %s 2>&1 | FileCheck %s --check-prefix TUNE-RISCV32
|
|
// TUNE-RISCV32: error: unknown target CPU 'not-a-cpu'
|
|
// TUNE-RISCV32-NEXT: note: valid target CPU values are:
|
|
// TUNE-RISCV32-SAME: {{^}} andes-a25
|
|
// TUNE-RISCV32-SAME: {{^}}, andes-a45
|
|
// TUNE-RISCV32-SAME: {{^}}, andes-n45
|
|
// TUNE-RISCV32-SAME: {{^}}, generic-rv32
|
|
// TUNE-RISCV32-SAME: {{^}}, rocket-rv32
|
|
// TUNE-RISCV32-SAME: {{^}}, rp2350-hazard3
|
|
// TUNE-RISCV32-SAME: {{^}}, sifive-e20
|
|
// TUNE-RISCV32-SAME: {{^}}, sifive-e21
|
|
// TUNE-RISCV32-SAME: {{^}}, sifive-e24
|
|
// TUNE-RISCV32-SAME: {{^}}, sifive-e31
|
|
// TUNE-RISCV32-SAME: {{^}}, sifive-e34
|
|
// TUNE-RISCV32-SAME: {{^}}, sifive-e76
|
|
// TUNE-RISCV32-SAME: {{^}}, sifive-x160
|
|
// TUNE-RISCV32-SAME: {{^}}, syntacore-scr1-base
|
|
// TUNE-RISCV32-SAME: {{^}}, syntacore-scr1-max
|
|
// TUNE-RISCV32-SAME: {{^}}, syntacore-scr3-rv32
|
|
// TUNE-RISCV32-SAME: {{^}}, syntacore-scr4-rv32
|
|
// TUNE-RISCV32-SAME: {{^}}, syntacore-scr5-rv32
|
|
// TUNE-RISCV32-SAME: {{^}}, andes-45-series
|
|
// TUNE-RISCV32-SAME: {{^}}, generic
|
|
// TUNE-RISCV32-SAME: {{^}}, generic-ooo
|
|
// TUNE-RISCV32-SAME: {{^}}, rocket
|
|
// TUNE-RISCV32-SAME: {{^}}, sifive-7-series
|
|
// TUNE-RISCV32-SAME: {{$}}
|
|
|
|
// RUN: not %clang_cc1 -triple riscv64 -tune-cpu not-a-cpu -fsyntax-only %s 2>&1 | FileCheck %s --check-prefix TUNE-RISCV64
|
|
// TUNE-RISCV64: error: unknown target CPU 'not-a-cpu'
|
|
// TUNE-RISCV64-NEXT: note: valid target CPU values are:
|
|
// TUNE-RISCV64-SAME: {{^}} an-erbium
|
|
// TUNE-RISCV64-SAME: {{^}}, andes-ax25
|
|
// TUNE-RISCV64-SAME: {{^}}, andes-ax45
|
|
// TUNE-RISCV64-SAME: {{^}}, andes-ax45mpv
|
|
// TUNE-RISCV64-SAME: {{^}}, andes-nx45
|
|
// TUNE-RISCV64-SAME: {{^}}, et-soc1
|
|
// TUNE-RISCV64-SAME: {{^}}, generic-rv64
|
|
// TUNE-RISCV64-SAME: {{^}}, mips-p8700
|
|
// TUNE-RISCV64-SAME: {{^}}, rocket-rv64
|
|
// TUNE-RISCV64-SAME: {{^}}, sifive-p450
|
|
// TUNE-RISCV64-SAME: {{^}}, sifive-p470
|
|
// TUNE-RISCV64-SAME: {{^}}, sifive-p550
|
|
// TUNE-RISCV64-SAME: {{^}}, sifive-p670
|
|
// TUNE-RISCV64-SAME: {{^}}, sifive-p870-d
|
|
// TUNE-RISCV64-SAME: {{^}}, sifive-s21
|
|
// TUNE-RISCV64-SAME: {{^}}, sifive-s51
|
|
// TUNE-RISCV64-SAME: {{^}}, sifive-s54
|
|
// TUNE-RISCV64-SAME: {{^}}, sifive-s76
|
|
// TUNE-RISCV64-SAME: {{^}}, sifive-u54
|
|
// TUNE-RISCV64-SAME: {{^}}, sifive-u74
|
|
// TUNE-RISCV64-SAME: {{^}}, sifive-x180
|
|
// TUNE-RISCV64-SAME: {{^}}, sifive-x280
|
|
// TUNE-RISCV64-SAME: {{^}}, sifive-x390
|
|
// TUNE-RISCV64-SAME: {{^}}, spacemit-a100
|
|
// TUNE-RISCV64-SAME: {{^}}, spacemit-x60
|
|
// TUNE-RISCV64-SAME: {{^}}, spacemit-x100
|
|
// TUNE-RISCV64-SAME: {{^}}, syntacore-scr3-rv64
|
|
// TUNE-RISCV64-SAME: {{^}}, syntacore-scr4-rv64
|
|
// TUNE-RISCV64-SAME: {{^}}, syntacore-scr5-rv64
|
|
// TUNE-RISCV64-SAME: {{^}}, syntacore-scr7
|
|
// TUNE-RISCV64-SAME: {{^}}, tt-ascalon-x
|
|
// TUNE-RISCV64-SAME: {{^}}, veyron-v1
|
|
// TUNE-RISCV64-SAME: {{^}}, xiangshan-kunminghu
|
|
// TUNE-RISCV64-SAME: {{^}}, xiangshan-nanhu
|
|
// TUNE-RISCV64-SAME: {{^}}, xt-c910v2
|
|
// TUNE-RISCV64-SAME: {{^}}, xt-c920v2
|
|
// TUNE-RISCV64-SAME: {{^}}, andes-45-series
|
|
// TUNE-RISCV64-SAME: {{^}}, generic
|
|
// TUNE-RISCV64-SAME: {{^}}, generic-ooo
|
|
// TUNE-RISCV64-SAME: {{^}}, rocket
|
|
// TUNE-RISCV64-SAME: {{^}}, sifive-7-series
|
|
// TUNE-RISCV64-SAME: {{$}}
|