derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
549 lines
25 KiB
LLVM
549 lines
25 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_analyze_test_checks.py UTC_ARGS: --version 2
|
|
; RUN: opt -passes="print<cost-model>" 2>&1 -disable-output -cost-kind=all -mtriple=aarch64 < %s | FileCheck %s
|
|
|
|
target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
|
|
|
|
define i8 @fshr_i8_3rd_arg_const(i8 %a, i8 %b) {
|
|
; CHECK-LABEL: 'fshr_i8_3rd_arg_const'
|
|
; CHECK-NEXT: Cost Model: Found costs of 2 for: %r = tail call i8 @llvm.fshr.i8(i8 %a, i8 %b, i8 9)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i8 %r
|
|
;
|
|
entry:
|
|
%r = tail call i8 @llvm.fshr.i8(i8 %a, i8 %b, i8 9)
|
|
ret i8 %r
|
|
}
|
|
|
|
define i8 @fshr_i8_3rd_arg_var(i8 %a, i8 %b, i8 %c) {
|
|
; CHECK-LABEL: 'fshr_i8_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of 7 for: %r = tail call i8 @llvm.fshr.i8(i8 %a, i8 %b, i8 %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i8 %r
|
|
;
|
|
entry:
|
|
%r = tail call i8 @llvm.fshr.i8(i8 %a, i8 %b, i8 %c)
|
|
ret i8 %r
|
|
}
|
|
|
|
define i16 @fshr_i16_3rd_arg_const(i16 %a, i16 %b) {
|
|
; CHECK-LABEL: 'fshr_i16_3rd_arg_const'
|
|
; CHECK-NEXT: Cost Model: Found costs of 2 for: %r = tail call i16 @llvm.fshr.i16(i16 %a, i16 %b, i16 9)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i16 %r
|
|
;
|
|
entry:
|
|
%r = tail call i16 @llvm.fshr.i16(i16 %a, i16 %b, i16 9)
|
|
ret i16 %r
|
|
}
|
|
|
|
define i16 @fshr_i16_3rd_arg_var(i16 %a, i16 %b, i16 %c) {
|
|
; CHECK-LABEL: 'fshr_i16_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of 7 for: %r = tail call i16 @llvm.fshr.i16(i16 %a, i16 %b, i16 %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i16 %r
|
|
;
|
|
entry:
|
|
%r = tail call i16 @llvm.fshr.i16(i16 %a, i16 %b, i16 %c)
|
|
ret i16 %r
|
|
}
|
|
|
|
define i32 @fshr_i32_3rd_arg_const(i32 %a, i32 %b) {
|
|
; CHECK-LABEL: 'fshr_i32_3rd_arg_const'
|
|
; CHECK-NEXT: Cost Model: Found costs of 1 for: %r = tail call i32 @llvm.fshr.i32(i32 %a, i32 %b, i32 9)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i32 %r
|
|
;
|
|
entry:
|
|
%r = tail call i32 @llvm.fshr.i32(i32 %a, i32 %b, i32 9)
|
|
ret i32 %r
|
|
}
|
|
|
|
define i32 @fshr_i32_3rd_arg_var(i32 %a, i32 %b, i32 %c) {
|
|
; CHECK-LABEL: 'fshr_i32_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of 7 for: %r = tail call i32 @llvm.fshr.i32(i32 %a, i32 %b, i32 %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i32 %r
|
|
;
|
|
entry:
|
|
%r = tail call i32 @llvm.fshr.i32(i32 %a, i32 %b, i32 %c)
|
|
ret i32 %r
|
|
}
|
|
|
|
define i64 @fshr_i64_3rd_arg_const(i64 %a, i64 %b) {
|
|
; CHECK-LABEL: 'fshr_i64_3rd_arg_const'
|
|
; CHECK-NEXT: Cost Model: Found costs of 1 for: %r = tail call i64 @llvm.fshr.i64(i64 %a, i64 %b, i64 9)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i64 %r
|
|
;
|
|
entry:
|
|
%r = tail call i64 @llvm.fshr.i64(i64 %a, i64 %b, i64 9)
|
|
ret i64 %r
|
|
}
|
|
|
|
define i64 @fshr_i64_3rd_arg_var(i64 %a, i64 %b, i64 %c) {
|
|
; CHECK-LABEL: 'fshr_i64_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of 7 for: %r = tail call i64 @llvm.fshr.i64(i64 %a, i64 %b, i64 %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i64 %r
|
|
;
|
|
entry:
|
|
%r = tail call i64 @llvm.fshr.i64(i64 %a, i64 %b, i64 %c)
|
|
ret i64 %r
|
|
}
|
|
|
|
define i128 @fshr_i128_3rd_arg_const(i128 %a, i128 %b) {
|
|
; CHECK-LABEL: 'fshr_i128_3rd_arg_const'
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:6 CodeSize:3 Lat:3 SizeLat:3 for: %r = tail call i128 @llvm.fshr.i128(i128 %a, i128 %b, i128 9)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i128 %r
|
|
;
|
|
entry:
|
|
%r = tail call i128 @llvm.fshr.i128(i128 %a, i128 %b, i128 9)
|
|
ret i128 %r
|
|
}
|
|
|
|
define i128 @fshr_i128_3rd_arg_var(i128 %a, i128 %b, i128 %c) {
|
|
; CHECK-LABEL: 'fshr_i128_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:14 CodeSize:9 Lat:9 SizeLat:9 for: %r = tail call i128 @llvm.fshr.i128(i128 %a, i128 %b, i128 %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i128 %r
|
|
;
|
|
entry:
|
|
%r = tail call i128 @llvm.fshr.i128(i128 %a, i128 %b, i128 %c)
|
|
ret i128 %r
|
|
}
|
|
|
|
define i19 @fshr_i19(i19 %a, i19 %b) {
|
|
; CHECK-LABEL: 'fshr_i19'
|
|
; CHECK-NEXT: Cost Model: Found costs of 2 for: %r = tail call i19 @llvm.fshr.i19(i19 %a, i19 %b, i19 9)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i19 %r
|
|
;
|
|
entry:
|
|
%r = tail call i19 @llvm.fshr.i19(i19 %a, i19 %b, i19 9)
|
|
ret i19 %r
|
|
}
|
|
|
|
define i66 @fshr_i66(i66 %a, i66 %b) {
|
|
; CHECK-LABEL: 'fshr_i66'
|
|
; CHECK-NEXT: Cost Model: Found costs of 3 for: %r = tail call i66 @llvm.fshr.i66(i66 %a, i66 %b, i66 9)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i66 %r
|
|
;
|
|
entry:
|
|
%r = tail call i66 @llvm.fshr.i66(i66 %a, i66 %b, i66 9)
|
|
ret i66 %r
|
|
}
|
|
|
|
|
|
define <16 x i8> @fshr_v16i8_3rd_arg_vec_const_all_lanes_same(<16 x i8> %a, <16 x i8> %b) {
|
|
; CHECK-LABEL: 'fshr_v16i8_3rd_arg_vec_const_all_lanes_same'
|
|
; CHECK-NEXT: Cost Model: Found costs of 2 for: %r = tail call <16 x i8> @llvm.fshr.v16i8(<16 x i8> %a, <16 x i8> %b, <16 x i8> splat (i8 3))
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <16 x i8> %r
|
|
;
|
|
entry:
|
|
%r = tail call <16 x i8> @llvm.fshr.v16i8(<16 x i8> %a, <16 x i8> %b, <16 x i8> <i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3>)
|
|
ret <16 x i8> %r
|
|
}
|
|
|
|
define <16 x i8> @fshr_v16i8_3rd_arg_vec_const_lanes_different(<16 x i8> %a, <16 x i8> %b) {
|
|
; CHECK-LABEL: 'fshr_v16i8_3rd_arg_vec_const_lanes_different'
|
|
; CHECK-NEXT: Cost Model: Found costs of 3 for: %r = tail call <16 x i8> @llvm.fshr.v16i8(<16 x i8> %a, <16 x i8> %b, <16 x i8> <i8 9, i8 1, i8 13, i8 7, i8 31, i8 23, i8 43, i8 51, i8 3, i8 3, i8 17, i8 3, i8 11, i8 15, i8 3, i8 3>)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <16 x i8> %r
|
|
;
|
|
entry:
|
|
%r = tail call <16 x i8> @llvm.fshr.v16i8(<16 x i8> %a, <16 x i8> %b, <16 x i8> <i8 9, i8 1, i8 13, i8 7, i8 31, i8 23, i8 43, i8 51, i8 3, i8 3, i8 17, i8 3, i8 11, i8 15, i8 3, i8 3>)
|
|
ret <16 x i8> %r
|
|
}
|
|
|
|
define <16 x i8> @fshr_v16i8_3rd_arg_var(<16 x i8> %a, <16 x i8> %b, <16 x i8> %c) {
|
|
; CHECK-LABEL: 'fshr_v16i8_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of 7 for: %r = tail call <16 x i8> @llvm.fshr.v16i8(<16 x i8> %a, <16 x i8> %b, <16 x i8> %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <16 x i8> %r
|
|
;
|
|
entry:
|
|
%r = tail call <16 x i8> @llvm.fshr.v16i8(<16 x i8> %a, <16 x i8> %b, <16 x i8> %c)
|
|
ret <16 x i8> %r
|
|
}
|
|
|
|
define <8 x i16> @fshr_v8i16_3rd_arg_vec_const_all_lanes_same(<8 x i16> %a, <8 x i16> %b) {
|
|
; CHECK-LABEL: 'fshr_v8i16_3rd_arg_vec_const_all_lanes_same'
|
|
; CHECK-NEXT: Cost Model: Found costs of 2 for: %r = tail call <8 x i16> @llvm.fshr.v8i16(<8 x i16> %a, <8 x i16> %b, <8 x i16> splat (i16 3))
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <8 x i16> %r
|
|
;
|
|
entry:
|
|
%r = tail call <8 x i16> @llvm.fshr.v8i16(<8 x i16> %a, <8 x i16> %b, <8 x i16> <i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3>)
|
|
ret <8 x i16> %r
|
|
}
|
|
|
|
define <8 x i16> @fshr_v8i16_3rd_arg_vec_const_lanes_different(<8 x i16> %a, <8 x i16> %b) {
|
|
; CHECK-LABEL: 'fshr_v8i16_3rd_arg_vec_const_lanes_different'
|
|
; CHECK-NEXT: Cost Model: Found costs of 3 for: %r = tail call <8 x i16> @llvm.fshr.v8i16(<8 x i16> %a, <8 x i16> %b, <8 x i16> <i16 3, i16 1, i16 13, i16 8, i16 7, i16 31, i16 43, i16 51>)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <8 x i16> %r
|
|
;
|
|
entry:
|
|
%r = tail call <8 x i16> @llvm.fshr.v8i16(<8 x i16> %a, <8 x i16> %b, <8 x i16> <i16 3, i16 1, i16 13, i16 8, i16 7, i16 31, i16 43, i16 51>)
|
|
ret <8 x i16> %r
|
|
}
|
|
|
|
define <8 x i16> @fshr_v8i16_3rd_arg_var(<8 x i16> %a, <8 x i16> %b, <8 x i16> %c) {
|
|
; CHECK-LABEL: 'fshr_v8i16_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of 7 for: %r = tail call <8 x i16> @llvm.fshr.v8i16(<8 x i16> %a, <8 x i16> %b, <8 x i16> %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <8 x i16> %r
|
|
;
|
|
entry:
|
|
%r = tail call <8 x i16> @llvm.fshr.v8i16(<8 x i16> %a, <8 x i16> %b, <8 x i16> %c)
|
|
ret <8 x i16> %r
|
|
}
|
|
|
|
define <4 x i32> @fshr_v4i32_3rd_arg_vec_const_all_lanes_same(<4 x i32> %a, <4 x i32> %b) {
|
|
; CHECK-LABEL: 'fshr_v4i32_3rd_arg_vec_const_all_lanes_same'
|
|
; CHECK-NEXT: Cost Model: Found costs of 2 for: %r = tail call <4 x i32> @llvm.fshr.v4i32(<4 x i32> %a, <4 x i32> %b, <4 x i32> splat (i32 3))
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <4 x i32> %r
|
|
;
|
|
entry:
|
|
%r = tail call <4 x i32> @llvm.fshr.v4i32(<4 x i32> %a, <4 x i32> %b, <4 x i32> <i32 3, i32 3, i32 3, i32 3>)
|
|
ret <4 x i32> %r
|
|
}
|
|
|
|
define <4 x i32> @fshr_v4i32_3rd_arg_vec_const_lanes_different(<4 x i32> %a, <4 x i32> %b) {
|
|
; CHECK-LABEL: 'fshr_v4i32_3rd_arg_vec_const_lanes_different'
|
|
; CHECK-NEXT: Cost Model: Found costs of 3 for: %r = tail call <4 x i32> @llvm.fshr.v4i32(<4 x i32> %a, <4 x i32> %b, <4 x i32> <i32 1, i32 3, i32 11, i32 2>)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <4 x i32> %r
|
|
;
|
|
entry:
|
|
%r = tail call <4 x i32> @llvm.fshr.v4i32(<4 x i32> %a, <4 x i32> %b, <4 x i32> <i32 1, i32 3, i32 11, i32 2>)
|
|
ret <4 x i32> %r
|
|
}
|
|
|
|
define <4 x i32> @fshr_v4i32_3rd_arg_var(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) {
|
|
; CHECK-LABEL: 'fshr_v4i32_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of 7 for: %r = tail call <4 x i32> @llvm.fshr.v4i32(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <4 x i32> %r
|
|
;
|
|
entry:
|
|
%r = tail call <4 x i32> @llvm.fshr.v4i32(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c)
|
|
ret <4 x i32> %r
|
|
}
|
|
|
|
define <2 x i64> @fshr_v2i64_3rd_arg_vec_const_all_lanes_same(<2 x i64> %a, <2 x i64> %b) {
|
|
; CHECK-LABEL: 'fshr_v2i64_3rd_arg_vec_const_all_lanes_same'
|
|
; CHECK-NEXT: Cost Model: Found costs of 2 for: %r = tail call <2 x i64> @llvm.fshr.v2i64(<2 x i64> %a, <2 x i64> %b, <2 x i64> splat (i64 1))
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <2 x i64> %r
|
|
;
|
|
entry:
|
|
%r = tail call <2 x i64> @llvm.fshr.v4i64(<2 x i64> %a, <2 x i64> %b, <2 x i64> <i64 1, i64 1>)
|
|
ret <2 x i64> %r
|
|
}
|
|
|
|
define <2 x i64> @fshr_v2i64_3rd_arg_vec_const_lanes_different(<2 x i64> %a, <2 x i64> %b) {
|
|
; CHECK-LABEL: 'fshr_v2i64_3rd_arg_vec_const_lanes_different'
|
|
; CHECK-NEXT: Cost Model: Found costs of 3 for: %r = tail call <2 x i64> @llvm.fshr.v2i64(<2 x i64> %a, <2 x i64> %b, <2 x i64> <i64 1, i64 2>)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <2 x i64> %r
|
|
;
|
|
entry:
|
|
%r = tail call <2 x i64> @llvm.fshr.v4i64(<2 x i64> %a, <2 x i64> %b, <2 x i64> <i64 1, i64 2>)
|
|
ret <2 x i64> %r
|
|
}
|
|
|
|
define <2 x i64> @fshr_v2i64_3rd_arg_var(<2 x i64> %a, <2 x i64> %b, <2 x i64> %c) {
|
|
; CHECK-LABEL: 'fshr_v2i64_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of 7 for: %r = tail call <2 x i64> @llvm.fshr.v2i64(<2 x i64> %a, <2 x i64> %b, <2 x i64> %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <2 x i64> %r
|
|
;
|
|
entry:
|
|
%r = tail call <2 x i64> @llvm.fshr.v4i64(<2 x i64> %a, <2 x i64> %b, <2 x i64> %c)
|
|
ret <2 x i64> %r
|
|
}
|
|
|
|
define <4 x i30> @fshr_v4i30_3rd_arg_var(<4 x i30> %a, <4 x i30> %b, <4 x i30> %c) {
|
|
; CHECK-LABEL: 'fshr_v4i30_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:14 CodeSize:10 Lat:10 SizeLat:10 for: %r = tail call <4 x i30> @llvm.fshr.v4i30(<4 x i30> %a, <4 x i30> %b, <4 x i30> %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <4 x i30> %r
|
|
;
|
|
entry:
|
|
%r = tail call <4 x i30> @llvm.fshr.v4i30(<4 x i30> %a, <4 x i30> %b, <4 x i30> %c)
|
|
ret <4 x i30> %r
|
|
}
|
|
|
|
define <2 x i66> @fshr_v2i66_3rd_arg_vec_const_lanes_different(<2 x i66> %a, <2 x i66> %b) {
|
|
; CHECK-LABEL: 'fshr_v2i66_3rd_arg_vec_const_lanes_different'
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:12 CodeSize:3 Lat:3 SizeLat:3 for: %r = tail call <2 x i66> @llvm.fshr.v2i66(<2 x i66> %a, <2 x i66> %b, <2 x i66> <i66 1, i66 2>)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <2 x i66> %r
|
|
;
|
|
entry:
|
|
%r = tail call <2 x i66> @llvm.fshr.v4i66(<2 x i66> %a, <2 x i66> %b, <2 x i66> <i66 1, i66 2>)
|
|
ret <2 x i66> %r
|
|
}
|
|
|
|
define <2 x i128> @fshr_v2i128_3rd_arg_vec_const_all_lanes_same(<2 x i128> %a, <2 x i128> %b) {
|
|
; CHECK-LABEL: 'fshr_v2i128_3rd_arg_vec_const_all_lanes_same'
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:12 CodeSize:3 Lat:3 SizeLat:3 for: %r = tail call <2 x i128> @llvm.fshr.v2i128(<2 x i128> %a, <2 x i128> %b, <2 x i128> splat (i128 1))
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <2 x i128> %r
|
|
;
|
|
entry:
|
|
%r = tail call <2 x i128> @llvm.fshr.v4i128(<2 x i128> %a, <2 x i128> %b, <2 x i128> <i128 1, i128 1>)
|
|
ret <2 x i128> %r
|
|
}
|
|
|
|
define <2 x i128> @fshr_v2i128_3rd_arg_vec_const_lanes_different(<2 x i128> %a, <2 x i128> %b) {
|
|
; CHECK-LABEL: 'fshr_v2i128_3rd_arg_vec_const_lanes_different'
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:12 CodeSize:3 Lat:3 SizeLat:3 for: %r = tail call <2 x i128> @llvm.fshr.v2i128(<2 x i128> %a, <2 x i128> %b, <2 x i128> <i128 1, i128 2>)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <2 x i128> %r
|
|
;
|
|
entry:
|
|
%r = tail call <2 x i128> @llvm.fshr.v4i128(<2 x i128> %a, <2 x i128> %b, <2 x i128> <i128 1, i128 2>)
|
|
ret <2 x i128> %r
|
|
}
|
|
|
|
define <2 x i128> @fshr_v2i128_3rd_arg_var(<2 x i128> %a, <2 x i128> %b, <2 x i128> %c) {
|
|
; CHECK-LABEL: 'fshr_v2i128_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:36 CodeSize:17 Lat:21 SizeLat:21 for: %r = tail call <2 x i128> @llvm.fshr.v2i128(<2 x i128> %a, <2 x i128> %b, <2 x i128> %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <2 x i128> %r
|
|
;
|
|
entry:
|
|
%r = tail call <2 x i128> @llvm.fshr.v4i128(<2 x i128> %a, <2 x i128> %b, <2 x i128> %c)
|
|
ret <2 x i128> %r
|
|
}
|
|
|
|
|
|
; Rotate tests
|
|
|
|
define i8 @rotr_i8_3rd_arg_const(i8 %a) {
|
|
; CHECK-LABEL: 'rotr_i8_3rd_arg_const'
|
|
; CHECK-NEXT: Cost Model: Found costs of 2 for: %r = tail call i8 @llvm.fshr.i8(i8 %a, i8 %a, i8 9)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i8 %r
|
|
;
|
|
entry:
|
|
%r = tail call i8 @llvm.fshr.i8(i8 %a, i8 %a, i8 9)
|
|
ret i8 %r
|
|
}
|
|
|
|
define i8 @rotr_i8_3rd_arg_var(i8 %a, i8 %c) {
|
|
; CHECK-LABEL: 'rotr_i8_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of 5 for: %r = tail call i8 @llvm.fshr.i8(i8 %a, i8 %a, i8 %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i8 %r
|
|
;
|
|
entry:
|
|
%r = tail call i8 @llvm.fshr.i8(i8 %a, i8 %a, i8 %c)
|
|
ret i8 %r
|
|
}
|
|
|
|
define i16 @rotr_i16_3rd_arg_const(i16 %a) {
|
|
; CHECK-LABEL: 'rotr_i16_3rd_arg_const'
|
|
; CHECK-NEXT: Cost Model: Found costs of 2 for: %r = tail call i16 @llvm.fshr.i16(i16 %a, i16 %a, i16 9)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i16 %r
|
|
;
|
|
entry:
|
|
%r = tail call i16 @llvm.fshr.i16(i16 %a, i16 %a, i16 9)
|
|
ret i16 %r
|
|
}
|
|
|
|
define i16 @rotr_i16_3rd_arg_var(i16 %a, i16 %c) {
|
|
; CHECK-LABEL: 'rotr_i16_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of 5 for: %r = tail call i16 @llvm.fshr.i16(i16 %a, i16 %a, i16 %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i16 %r
|
|
;
|
|
entry:
|
|
%r = tail call i16 @llvm.fshr.i16(i16 %a, i16 %a, i16 %c)
|
|
ret i16 %r
|
|
}
|
|
|
|
define i32 @rotr_i32_3rd_arg_const(i32 %a) {
|
|
; CHECK-LABEL: 'rotr_i32_3rd_arg_const'
|
|
; CHECK-NEXT: Cost Model: Found costs of 1 for: %r = tail call i32 @llvm.fshr.i32(i32 %a, i32 %a, i32 9)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i32 %r
|
|
;
|
|
entry:
|
|
%r = tail call i32 @llvm.fshr.i32(i32 %a, i32 %a, i32 9)
|
|
ret i32 %r
|
|
}
|
|
|
|
define i32 @rotr_i32_3rd_arg_var(i32 %a, i32 %c) {
|
|
; CHECK-LABEL: 'rotr_i32_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of 1 for: %r = tail call i32 @llvm.fshr.i32(i32 %a, i32 %a, i32 %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i32 %r
|
|
;
|
|
entry:
|
|
%r = tail call i32 @llvm.fshr.i32(i32 %a, i32 %a, i32 %c)
|
|
ret i32 %r
|
|
}
|
|
|
|
define i64 @rotr_i64_3rd_arg_const(i64 %a) {
|
|
; CHECK-LABEL: 'rotr_i64_3rd_arg_const'
|
|
; CHECK-NEXT: Cost Model: Found costs of 1 for: %r = tail call i64 @llvm.fshr.i64(i64 %a, i64 %a, i64 9)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i64 %r
|
|
;
|
|
entry:
|
|
%r = tail call i64 @llvm.fshr.i64(i64 %a, i64 %a, i64 9)
|
|
ret i64 %r
|
|
}
|
|
|
|
define i64 @rotr_i64_3rd_arg_var(i64 %a, i64 %c) {
|
|
; CHECK-LABEL: 'rotr_i64_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of 1 for: %r = tail call i64 @llvm.fshr.i64(i64 %a, i64 %a, i64 %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i64 %r
|
|
;
|
|
entry:
|
|
%r = tail call i64 @llvm.fshr.i64(i64 %a, i64 %a, i64 %c)
|
|
ret i64 %r
|
|
}
|
|
|
|
define i128 @rotr_i128_3rd_arg_const(i128 %a) {
|
|
; CHECK-LABEL: 'rotr_i128_3rd_arg_const'
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:6 CodeSize:3 Lat:3 SizeLat:3 for: %r = tail call i128 @llvm.fshr.i128(i128 %a, i128 %a, i128 9)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i128 %r
|
|
;
|
|
entry:
|
|
%r = tail call i128 @llvm.fshr.i128(i128 %a, i128 %a, i128 9)
|
|
ret i128 %r
|
|
}
|
|
|
|
define i128 @rotr_i128_3rd_arg_var(i128 %a, i128 %c) {
|
|
; CHECK-LABEL: 'rotr_i128_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:10 CodeSize:5 Lat:5 SizeLat:5 for: %r = tail call i128 @llvm.fshr.i128(i128 %a, i128 %a, i128 %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret i128 %r
|
|
;
|
|
entry:
|
|
%r = tail call i128 @llvm.fshr.i128(i128 %a, i128 %a, i128 %c)
|
|
ret i128 %r
|
|
}
|
|
|
|
define <16 x i8> @rotr_v16i8_3rd_arg_vec_const_all_lanes_same(<16 x i8> %a) {
|
|
; CHECK-LABEL: 'rotr_v16i8_3rd_arg_vec_const_all_lanes_same'
|
|
; CHECK-NEXT: Cost Model: Found costs of 2 for: %r = tail call <16 x i8> @llvm.fshr.v16i8(<16 x i8> %a, <16 x i8> %a, <16 x i8> splat (i8 3))
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <16 x i8> %r
|
|
;
|
|
entry:
|
|
%r = tail call <16 x i8> @llvm.fshr.v16i8(<16 x i8> %a, <16 x i8> %a, <16 x i8> <i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3>)
|
|
ret <16 x i8> %r
|
|
}
|
|
|
|
define <16 x i8> @rotr_v16i8_3rd_arg_vec_const_lanes_different(<16 x i8> %a) {
|
|
; CHECK-LABEL: 'rotr_v16i8_3rd_arg_vec_const_lanes_different'
|
|
; CHECK-NEXT: Cost Model: Found costs of 3 for: %r = tail call <16 x i8> @llvm.fshr.v16i8(<16 x i8> %a, <16 x i8> %a, <16 x i8> <i8 9, i8 1, i8 13, i8 7, i8 31, i8 23, i8 43, i8 51, i8 3, i8 3, i8 17, i8 3, i8 11, i8 15, i8 3, i8 3>)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <16 x i8> %r
|
|
;
|
|
entry:
|
|
%r = tail call <16 x i8> @llvm.fshr.v16i8(<16 x i8> %a, <16 x i8> %a, <16 x i8> <i8 9, i8 1, i8 13, i8 7, i8 31, i8 23, i8 43, i8 51, i8 3, i8 3, i8 17, i8 3, i8 11, i8 15, i8 3, i8 3>)
|
|
ret <16 x i8> %r
|
|
}
|
|
|
|
define <16 x i8> @rotr_v16i8_3rd_arg_var(<16 x i8> %a, <16 x i8> %c) {
|
|
; CHECK-LABEL: 'rotr_v16i8_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of 5 for: %r = tail call <16 x i8> @llvm.fshr.v16i8(<16 x i8> %a, <16 x i8> %a, <16 x i8> %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <16 x i8> %r
|
|
;
|
|
entry:
|
|
%r = tail call <16 x i8> @llvm.fshr.v16i8(<16 x i8> %a, <16 x i8> %a, <16 x i8> %c)
|
|
ret <16 x i8> %r
|
|
}
|
|
|
|
define <8 x i16> @rotr_v8i16_3rd_arg_vec_const_all_lanes_same(<8 x i16> %a) {
|
|
; CHECK-LABEL: 'rotr_v8i16_3rd_arg_vec_const_all_lanes_same'
|
|
; CHECK-NEXT: Cost Model: Found costs of 2 for: %r = tail call <8 x i16> @llvm.fshr.v8i16(<8 x i16> %a, <8 x i16> %a, <8 x i16> splat (i16 3))
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <8 x i16> %r
|
|
;
|
|
entry:
|
|
%r = tail call <8 x i16> @llvm.fshr.v8i16(<8 x i16> %a, <8 x i16> %a, <8 x i16> <i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3>)
|
|
ret <8 x i16> %r
|
|
}
|
|
|
|
define <8 x i16> @rotr_v8i16_3rd_arg_vec_const_lanes_different(<8 x i16> %a) {
|
|
; CHECK-LABEL: 'rotr_v8i16_3rd_arg_vec_const_lanes_different'
|
|
; CHECK-NEXT: Cost Model: Found costs of 3 for: %r = tail call <8 x i16> @llvm.fshr.v8i16(<8 x i16> %a, <8 x i16> %a, <8 x i16> <i16 3, i16 1, i16 13, i16 8, i16 7, i16 31, i16 43, i16 51>)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <8 x i16> %r
|
|
;
|
|
entry:
|
|
%r = tail call <8 x i16> @llvm.fshr.v8i16(<8 x i16> %a, <8 x i16> %a, <8 x i16> <i16 3, i16 1, i16 13, i16 8, i16 7, i16 31, i16 43, i16 51>)
|
|
ret <8 x i16> %r
|
|
}
|
|
|
|
define <8 x i16> @rotr_v8i16_3rd_arg_var(<8 x i16> %a, <8 x i16> %c) {
|
|
; CHECK-LABEL: 'rotr_v8i16_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of 5 for: %r = tail call <8 x i16> @llvm.fshr.v8i16(<8 x i16> %a, <8 x i16> %a, <8 x i16> %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <8 x i16> %r
|
|
;
|
|
entry:
|
|
%r = tail call <8 x i16> @llvm.fshr.v8i16(<8 x i16> %a, <8 x i16> %a, <8 x i16> %c)
|
|
ret <8 x i16> %r
|
|
}
|
|
|
|
define <4 x i32> @rotr_v4i32_3rd_arg_vec_const_all_lanes_same(<4 x i32> %a) {
|
|
; CHECK-LABEL: 'rotr_v4i32_3rd_arg_vec_const_all_lanes_same'
|
|
; CHECK-NEXT: Cost Model: Found costs of 2 for: %r = tail call <4 x i32> @llvm.fshr.v4i32(<4 x i32> %a, <4 x i32> %a, <4 x i32> splat (i32 3))
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <4 x i32> %r
|
|
;
|
|
entry:
|
|
%r = tail call <4 x i32> @llvm.fshr.v4i32(<4 x i32> %a, <4 x i32> %a, <4 x i32> <i32 3, i32 3, i32 3, i32 3>)
|
|
ret <4 x i32> %r
|
|
}
|
|
|
|
define <4 x i32> @rotr_v4i32_3rd_arg_vec_const_lanes_different(<4 x i32> %a) {
|
|
; CHECK-LABEL: 'rotr_v4i32_3rd_arg_vec_const_lanes_different'
|
|
; CHECK-NEXT: Cost Model: Found costs of 3 for: %r = tail call <4 x i32> @llvm.fshr.v4i32(<4 x i32> %a, <4 x i32> %a, <4 x i32> <i32 1, i32 3, i32 11, i32 2>)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <4 x i32> %r
|
|
;
|
|
entry:
|
|
%r = tail call <4 x i32> @llvm.fshr.v4i32(<4 x i32> %a, <4 x i32> %a, <4 x i32> <i32 1, i32 3, i32 11, i32 2>)
|
|
ret <4 x i32> %r
|
|
}
|
|
|
|
define <4 x i32> @rotr_v4i32_3rd_arg_var(<4 x i32> %a, <4 x i32> %c) {
|
|
; CHECK-LABEL: 'rotr_v4i32_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of 5 for: %r = tail call <4 x i32> @llvm.fshr.v4i32(<4 x i32> %a, <4 x i32> %a, <4 x i32> %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <4 x i32> %r
|
|
;
|
|
entry:
|
|
%r = tail call <4 x i32> @llvm.fshr.v4i32(<4 x i32> %a, <4 x i32> %a, <4 x i32> %c)
|
|
ret <4 x i32> %r
|
|
}
|
|
|
|
define <2 x i64> @rotr_v2i64_3rd_arg_vec_const_all_lanes_same(<2 x i64> %a) {
|
|
; CHECK-LABEL: 'rotr_v2i64_3rd_arg_vec_const_all_lanes_same'
|
|
; CHECK-NEXT: Cost Model: Found costs of 2 for: %r = tail call <2 x i64> @llvm.fshr.v2i64(<2 x i64> %a, <2 x i64> %a, <2 x i64> splat (i64 1))
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <2 x i64> %r
|
|
;
|
|
entry:
|
|
%r = tail call <2 x i64> @llvm.fshr.v4i64(<2 x i64> %a, <2 x i64> %a, <2 x i64> <i64 1, i64 1>)
|
|
ret <2 x i64> %r
|
|
}
|
|
|
|
define <2 x i64> @rotr_v2i64_3rd_arg_vec_const_lanes_different(<2 x i64> %a) {
|
|
; CHECK-LABEL: 'rotr_v2i64_3rd_arg_vec_const_lanes_different'
|
|
; CHECK-NEXT: Cost Model: Found costs of 3 for: %r = tail call <2 x i64> @llvm.fshr.v2i64(<2 x i64> %a, <2 x i64> %a, <2 x i64> <i64 1, i64 2>)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <2 x i64> %r
|
|
;
|
|
entry:
|
|
%r = tail call <2 x i64> @llvm.fshr.v4i64(<2 x i64> %a, <2 x i64> %a, <2 x i64> <i64 1, i64 2>)
|
|
ret <2 x i64> %r
|
|
}
|
|
|
|
define <2 x i64> @rotr_v2i64_3rd_arg_var(<2 x i64> %a, <2 x i64> %c) {
|
|
; CHECK-LABEL: 'rotr_v2i64_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of 5 for: %r = tail call <2 x i64> @llvm.fshr.v2i64(<2 x i64> %a, <2 x i64> %a, <2 x i64> %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <2 x i64> %r
|
|
;
|
|
entry:
|
|
%r = tail call <2 x i64> @llvm.fshr.v4i64(<2 x i64> %a, <2 x i64> %a, <2 x i64> %c)
|
|
ret <2 x i64> %r
|
|
}
|
|
|
|
define <2 x i128> @rotr_v2i128_3rd_arg_vec_const_all_lanes_same(<2 x i128> %a) {
|
|
; CHECK-LABEL: 'rotr_v2i128_3rd_arg_vec_const_all_lanes_same'
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:12 CodeSize:3 Lat:3 SizeLat:3 for: %r = tail call <2 x i128> @llvm.fshr.v2i128(<2 x i128> %a, <2 x i128> %a, <2 x i128> splat (i128 1))
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <2 x i128> %r
|
|
;
|
|
entry:
|
|
%r = tail call <2 x i128> @llvm.fshr.v4i128(<2 x i128> %a, <2 x i128> %a, <2 x i128> <i128 1, i128 1>)
|
|
ret <2 x i128> %r
|
|
}
|
|
|
|
define <2 x i128> @rotr_v2i128_3rd_arg_vec_const_lanes_different(<2 x i128> %a) {
|
|
; CHECK-LABEL: 'rotr_v2i128_3rd_arg_vec_const_lanes_different'
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:12 CodeSize:3 Lat:3 SizeLat:3 for: %r = tail call <2 x i128> @llvm.fshr.v2i128(<2 x i128> %a, <2 x i128> %a, <2 x i128> <i128 1, i128 2>)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <2 x i128> %r
|
|
;
|
|
entry:
|
|
%r = tail call <2 x i128> @llvm.fshr.v4i128(<2 x i128> %a, <2 x i128> %a, <2 x i128> <i128 1, i128 2>)
|
|
ret <2 x i128> %r
|
|
}
|
|
|
|
define <2 x i128> @rotr_v2i128_3rd_arg_var(<2 x i128> %a, <2 x i128> %c) {
|
|
; CHECK-LABEL: 'rotr_v2i128_3rd_arg_var'
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:20 CodeSize:5 Lat:5 SizeLat:5 for: %r = tail call <2 x i128> @llvm.fshr.v2i128(<2 x i128> %a, <2 x i128> %a, <2 x i128> %c)
|
|
; CHECK-NEXT: Cost Model: Found costs of RThru:0 CodeSize:1 Lat:1 SizeLat:1 for: ret <2 x i128> %r
|
|
;
|
|
entry:
|
|
%r = tail call <2 x i128> @llvm.fshr.v4i128(<2 x i128> %a, <2 x i128> %a, <2 x i128> %c)
|
|
ret <2 x i128> %r
|
|
}
|