Files
TheRock/compiler/amd-llvm/llvm/test/CodeGen/AArch64/GlobalISel/combine-and-or-disjoint-mask.mir
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

132 lines
4.1 KiB
YAML

# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple aarch64 -run-pass=aarch64-prelegalizer-combiner --aarch64prelegalizercombiner-only-enable-rule="and_or_disjoint_mask" -global-isel -verify-machineinstrs %s -o - | FileCheck %s
# REQUIRES: asserts
...
---
name: disjoint_masks
tracksRegLiveness: true
machineFunctionInfo: {}
body: |
bb.0:
liveins: $w0
; CHECK-LABEL: name: disjoint_masks
; CHECK: liveins: $w0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %x:_(s32) = COPY $w0
; CHECK-NEXT: %two:_(s32) = G_CONSTANT i32 2
; CHECK-NEXT: %and:_(s32) = G_AND %x, %two
; CHECK-NEXT: $w0 = COPY %and(s32)
; CHECK-NEXT: RET_ReallyLR implicit $w0
%x:_(s32) = COPY $w0
%one:_(s32) = G_CONSTANT i32 1
%two:_(s32) = G_CONSTANT i32 2
%or:_(s32) = G_OR %x, %one
%and:_(s32) = G_AND %or, %two
$w0 = COPY %and(s32)
RET_ReallyLR implicit $w0
...
---
name: disjoint_masks_rev
tracksRegLiveness: true
machineFunctionInfo: {}
body: |
bb.0:
liveins: $w0
; CHECK-LABEL: name: disjoint_masks_rev
; CHECK: liveins: $w0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %x:_(s32) = COPY $w0
; CHECK-NEXT: %two:_(s32) = G_CONSTANT i32 2
; CHECK-NEXT: %and:_(s32) = G_AND %x, %two
; CHECK-NEXT: $w0 = COPY %and(s32)
; CHECK-NEXT: RET_ReallyLR implicit $w0
%x:_(s32) = COPY $w0
%one:_(s32) = G_CONSTANT i32 1
%two:_(s32) = G_CONSTANT i32 2
%or:_(s32) = G_OR %x, %one
%and:_(s32) = G_AND %two, %or
$w0 = COPY %and(s32)
RET_ReallyLR implicit $w0
...
---
name: intersecting_masks
tracksRegLiveness: true
machineFunctionInfo: {}
body: |
bb.0:
liveins: $w0
; CHECK-LABEL: name: intersecting_masks
; CHECK: liveins: $w0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %x:_(s32) = COPY $w0
; CHECK-NEXT: %one:_(s32) = G_CONSTANT i32 3
; CHECK-NEXT: %two:_(s32) = G_CONSTANT i32 2
; CHECK-NEXT: %or:_(s32) = G_OR %x, %one
; CHECK-NEXT: %and:_(s32) = G_AND %or, %two
; CHECK-NEXT: $w0 = COPY %and(s32)
; CHECK-NEXT: RET_ReallyLR implicit $w0
%x:_(s32) = COPY $w0
%one:_(s32) = G_CONSTANT i32 3
%two:_(s32) = G_CONSTANT i32 2
%or:_(s32) = G_OR %x, %one
%and:_(s32) = G_AND %or, %two
$w0 = COPY %and(s32)
RET_ReallyLR implicit $w0
...
---
name: intersecting_masks_rev
tracksRegLiveness: true
machineFunctionInfo: {}
body: |
bb.0:
liveins: $w0
; CHECK-LABEL: name: intersecting_masks_rev
; CHECK: liveins: $w0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %x:_(s32) = COPY $w0
; CHECK-NEXT: %one:_(s32) = G_CONSTANT i32 3
; CHECK-NEXT: %two:_(s32) = G_CONSTANT i32 2
; CHECK-NEXT: %or:_(s32) = G_OR %x, %one
; CHECK-NEXT: %and:_(s32) = G_AND %two, %or
; CHECK-NEXT: $w0 = COPY %and(s32)
; CHECK-NEXT: RET_ReallyLR implicit $w0
%x:_(s32) = COPY $w0
%one:_(s32) = G_CONSTANT i32 3
%two:_(s32) = G_CONSTANT i32 2
%or:_(s32) = G_OR %x, %one
%and:_(s32) = G_AND %two, %or
$w0 = COPY %and(s32)
RET_ReallyLR implicit $w0
...
---
name: disjoint_masks_v
tracksRegLiveness: true
machineFunctionInfo: {}
body: |
bb.0:
liveins: $x0
; CHECK-LABEL: name: disjoint_masks_v
; CHECK: liveins: $x0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %x:_(<2 x s32>) = COPY $x0
; CHECK-NEXT: %one:_(s32) = G_CONSTANT i32 1
; CHECK-NEXT: %one_v:_(<2 x s32>) = G_DUP %one(s32)
; CHECK-NEXT: %two:_(s32) = G_CONSTANT i32 2
; CHECK-NEXT: %two_v:_(<2 x s32>) = G_DUP %two(s32)
; CHECK-NEXT: %or:_(<2 x s32>) = G_OR %x, %one_v
; CHECK-NEXT: %and:_(<2 x s32>) = G_AND %or, %two_v
; CHECK-NEXT: $x0 = COPY %and(<2 x s32>)
; CHECK-NEXT: RET_ReallyLR implicit $x0
%x:_(<2 x s32>) = COPY $x0
%one:_(s32) = G_CONSTANT i32 1
%one_v:_(<2 x s32>) = G_DUP %one
%two:_(s32) = G_CONSTANT i32 2
%two_v:_(<2 x s32>) = G_DUP %two
%or:_(<2 x s32>) = G_OR %x, %one_v
%and:_(<2 x s32>) = G_AND %or, %two_v
$x0 = COPY %and(<2 x s32>)
RET_ReallyLR implicit $x0
...