Files
TheRock/compiler/amd-llvm/llvm/test/CodeGen/AArch64/GlobalISel/legalize-bitreverse.mir
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

249 lines
8.2 KiB
YAML

# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple aarch64 -run-pass=legalizer -verify-machineinstrs %s -o - | FileCheck %s
...
---
name: s32_legal
tracksRegLiveness: true
body: |
bb.0:
liveins: $w0
; CHECK-LABEL: name: s32_legal
; CHECK: liveins: $w0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %copy:_(s32) = COPY $w0
; CHECK-NEXT: %bitreverse:_(s32) = G_BITREVERSE %copy
; CHECK-NEXT: $w0 = COPY %bitreverse(s32)
; CHECK-NEXT: RET_ReallyLR implicit $w0
%copy:_(s32) = COPY $w0
%bitreverse:_(s32) = G_BITREVERSE %copy
$w0 = COPY %bitreverse
RET_ReallyLR implicit $w0
...
---
name: s64_legal
tracksRegLiveness: true
body: |
bb.0:
liveins: $x0
; CHECK-LABEL: name: s64_legal
; CHECK: liveins: $x0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %copy:_(s64) = COPY $x0
; CHECK-NEXT: %bitreverse:_(s64) = G_BITREVERSE %copy
; CHECK-NEXT: $x0 = COPY %bitreverse(s64)
; CHECK-NEXT: RET_ReallyLR implicit $x0
%copy:_(s64) = COPY $x0
%bitreverse:_(s64) = G_BITREVERSE %copy
$x0 = COPY %bitreverse
RET_ReallyLR implicit $x0
...
---
name: v8s8_legal
tracksRegLiveness: true
body: |
bb.0:
liveins: $x0
; CHECK-LABEL: name: v8s8_legal
; CHECK: liveins: $x0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %vec:_(<8 x s8>) = G_IMPLICIT_DEF
; CHECK-NEXT: %bitreverse:_(<8 x s8>) = G_BITREVERSE %vec
; CHECK-NEXT: $x0 = COPY %bitreverse(<8 x s8>)
; CHECK-NEXT: RET_ReallyLR implicit $x0
%vec:_(<8 x s8>) = G_IMPLICIT_DEF
%bitreverse:_(<8 x s8>) = G_BITREVERSE %vec
$x0 = COPY %bitreverse
RET_ReallyLR implicit $x0
...
---
name: v16s8_legal
tracksRegLiveness: true
body: |
bb.0:
liveins: $q0
; CHECK-LABEL: name: v16s8_legal
; CHECK: liveins: $q0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %vec:_(<16 x s8>) = G_IMPLICIT_DEF
; CHECK-NEXT: %bitreverse:_(<16 x s8>) = G_BITREVERSE %vec
; CHECK-NEXT: $q0 = COPY %bitreverse(<16 x s8>)
; CHECK-NEXT: RET_ReallyLR implicit $q0
%vec:_(<16 x s8>) = G_IMPLICIT_DEF
%bitreverse:_(<16 x s8>) = G_BITREVERSE %vec
$q0 = COPY %bitreverse
RET_ReallyLR implicit $q0
...
---
name: s8_widen
tracksRegLiveness: true
body: |
bb.0:
liveins: $b0
; CHECK-LABEL: name: s8_widen
; CHECK: liveins: $b0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %copy:_(s8) = COPY $b0
; CHECK-NEXT: [[ANYEXT:%[0-9]+]]:_(s32) = G_ANYEXT %copy(s8)
; CHECK-NEXT: [[BITREVERSE:%[0-9]+]]:_(s32) = G_BITREVERSE [[ANYEXT]]
; CHECK-NEXT: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 24
; CHECK-NEXT: [[LSHR:%[0-9]+]]:_(s32) = G_LSHR [[BITREVERSE]], [[C]](s64)
; CHECK-NEXT: %bitreverse:_(s8) = G_TRUNC [[LSHR]](s32)
; CHECK-NEXT: $b0 = COPY %bitreverse(s8)
; CHECK-NEXT: RET_ReallyLR implicit $b0
%copy:_(s8) = COPY $b0
%bitreverse:_(s8) = G_BITREVERSE %copy
$b0 = COPY %bitreverse
RET_ReallyLR implicit $b0
...
---
name: s3_widen
tracksRegLiveness: true
body: |
bb.0:
liveins: $b0
; CHECK-LABEL: name: s3_widen
; CHECK: liveins: $b0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %copy:_(s8) = COPY $b0
; CHECK-NEXT: [[ANYEXT:%[0-9]+]]:_(s32) = G_ANYEXT %copy(s8)
; CHECK-NEXT: [[BITREVERSE:%[0-9]+]]:_(s32) = G_BITREVERSE [[ANYEXT]]
; CHECK-NEXT: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 29
; CHECK-NEXT: [[LSHR:%[0-9]+]]:_(s32) = G_LSHR [[BITREVERSE]], [[C]](s64)
; CHECK-NEXT: %ext:_(s8) = G_TRUNC [[LSHR]](s32)
; CHECK-NEXT: $b0 = COPY %ext(s8)
; CHECK-NEXT: RET_ReallyLR implicit $b0
%copy:_(s8) = COPY $b0
%trunc:_(s3) = G_TRUNC %copy
%bitreverse:_(s3) = G_BITREVERSE %trunc
%ext:_(s8) = G_ANYEXT %bitreverse
$b0 = COPY %ext
RET_ReallyLR implicit $b0
...
---
name: s128_narrow
tracksRegLiveness: true
body: |
bb.0:
liveins: $q0
; CHECK-LABEL: name: s128_narrow
; CHECK: liveins: $q0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %copy:_(s128) = COPY $q0
; CHECK-NEXT: [[UV:%[0-9]+]]:_(s64), [[UV1:%[0-9]+]]:_(s64) = G_UNMERGE_VALUES %copy(s128)
; CHECK-NEXT: [[BITREVERSE:%[0-9]+]]:_(s64) = G_BITREVERSE [[UV1]]
; CHECK-NEXT: [[BITREVERSE1:%[0-9]+]]:_(s64) = G_BITREVERSE [[UV]]
; CHECK-NEXT: %bitreverse:_(s128) = G_MERGE_VALUES [[BITREVERSE]](s64), [[BITREVERSE1]](s64)
; CHECK-NEXT: $q0 = COPY %bitreverse(s128)
; CHECK-NEXT: RET_ReallyLR implicit $q0
%copy:_(s128) = COPY $q0
%bitreverse:_(s128) = G_BITREVERSE %copy
$q0 = COPY %bitreverse
RET_ReallyLR implicit $q0
...
---
name: v4s16
tracksRegLiveness: true
body: |
bb.0:
liveins: $d0
; CHECK-LABEL: name: v4s16
; CHECK: liveins: $d0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %vec:_(<4 x s16>) = COPY $d0
; CHECK-NEXT: [[BSWAP:%[0-9]+]]:_(<4 x s16>) = G_BSWAP %vec
; CHECK-NEXT: [[BITCAST:%[0-9]+]]:_(<8 x i8>) = G_BITCAST [[BSWAP]](<4 x s16>)
; CHECK-NEXT: [[BITREVERSE:%[0-9]+]]:_(<8 x i8>) = G_BITREVERSE [[BITCAST]]
; CHECK-NEXT: %bitreverse:_(<4 x s16>) = G_BITCAST [[BITREVERSE]](<8 x i8>)
; CHECK-NEXT: $d0 = COPY %bitreverse(<4 x s16>)
; CHECK-NEXT: RET_ReallyLR implicit $q0
%vec:_(<4 x s16>) = COPY $d0
%bitreverse:_(<4 x s16>) = G_BITREVERSE %vec
$d0 = COPY %bitreverse
RET_ReallyLR implicit $q0
...
---
name: v2s32
tracksRegLiveness: true
body: |
bb.0:
liveins: $d0
; CHECK-LABEL: name: v2s32
; CHECK: liveins: $d0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %vec:_(<2 x s32>) = COPY $d0
; CHECK-NEXT: [[BSWAP:%[0-9]+]]:_(<2 x s32>) = G_BSWAP %vec
; CHECK-NEXT: [[BITCAST:%[0-9]+]]:_(<8 x i8>) = G_BITCAST [[BSWAP]](<2 x s32>)
; CHECK-NEXT: [[BITREVERSE:%[0-9]+]]:_(<8 x i8>) = G_BITREVERSE [[BITCAST]]
; CHECK-NEXT: %bitreverse:_(<2 x s32>) = G_BITCAST [[BITREVERSE]](<8 x i8>)
; CHECK-NEXT: $d0 = COPY %bitreverse(<2 x s32>)
; CHECK-NEXT: RET_ReallyLR implicit $d0
%vec:_(<2 x s32>) = COPY $d0
%bitreverse:_(<2 x s32>) = G_BITREVERSE %vec
$d0 = COPY %bitreverse
RET_ReallyLR implicit $d0
...
---
name: v2s64
tracksRegLiveness: true
body: |
bb.0:
liveins: $q0
; CHECK-LABEL: name: v2s64
; CHECK: liveins: $q0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %vec:_(<2 x s64>) = COPY $q0
; CHECK-NEXT: [[BSWAP:%[0-9]+]]:_(<2 x s64>) = G_BSWAP %vec
; CHECK-NEXT: [[BITCAST:%[0-9]+]]:_(<16 x i8>) = G_BITCAST [[BSWAP]](<2 x s64>)
; CHECK-NEXT: [[BITREVERSE:%[0-9]+]]:_(<16 x i8>) = G_BITREVERSE [[BITCAST]]
; CHECK-NEXT: %bitreverse:_(<2 x s64>) = G_BITCAST [[BITREVERSE]](<16 x i8>)
; CHECK-NEXT: $q0 = COPY %bitreverse(<2 x s64>)
; CHECK-NEXT: RET_ReallyLR implicit $q0
%vec:_(<2 x s64>) = COPY $q0
%bitreverse:_(<2 x s64>) = G_BITREVERSE %vec
$q0 = COPY %bitreverse
RET_ReallyLR implicit $q0
...
---
name: v4s32
tracksRegLiveness: true
body: |
bb.0:
liveins: $q0
; CHECK-LABEL: name: v4s32
; CHECK: liveins: $q0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %vec:_(<4 x s32>) = COPY $q0
; CHECK-NEXT: [[BSWAP:%[0-9]+]]:_(<4 x s32>) = G_BSWAP %vec
; CHECK-NEXT: [[BITCAST:%[0-9]+]]:_(<16 x i8>) = G_BITCAST [[BSWAP]](<4 x s32>)
; CHECK-NEXT: [[BITREVERSE:%[0-9]+]]:_(<16 x i8>) = G_BITREVERSE [[BITCAST]]
; CHECK-NEXT: %bitreverse:_(<4 x s32>) = G_BITCAST [[BITREVERSE]](<16 x i8>)
; CHECK-NEXT: $q0 = COPY %bitreverse(<4 x s32>)
; CHECK-NEXT: RET_ReallyLR implicit $q0
%vec:_(<4 x s32>) = COPY $q0
%bitreverse:_(<4 x s32>) = G_BITREVERSE %vec
$q0 = COPY %bitreverse
RET_ReallyLR implicit $q0
...
---
name: v8s16
tracksRegLiveness: true
body: |
bb.0:
liveins: $q0
; CHECK-LABEL: name: v8s16
; CHECK: liveins: $q0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: %vec:_(<8 x s16>) = COPY $q0
; CHECK-NEXT: [[BSWAP:%[0-9]+]]:_(<8 x s16>) = G_BSWAP %vec
; CHECK-NEXT: [[BITCAST:%[0-9]+]]:_(<16 x i8>) = G_BITCAST [[BSWAP]](<8 x s16>)
; CHECK-NEXT: [[BITREVERSE:%[0-9]+]]:_(<16 x i8>) = G_BITREVERSE [[BITCAST]]
; CHECK-NEXT: %bitreverse:_(<8 x s16>) = G_BITCAST [[BITREVERSE]](<16 x i8>)
; CHECK-NEXT: $q0 = COPY %bitreverse(<8 x s16>)
; CHECK-NEXT: RET_ReallyLR implicit $q0
%vec:_(<8 x s16>) = COPY $q0
%bitreverse:_(<8 x s16>) = G_BITREVERSE %vec
$q0 = COPY %bitreverse
RET_ReallyLR implicit $q0
...