derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
555 lines
22 KiB
YAML
555 lines
22 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -O0 -debugify-and-strip-all-safe -mtriple=aarch64 -run-pass=legalizer -global-isel-abort=1 %s -o - | FileCheck %s
|
|
---
|
|
name: test_shift
|
|
body: |
|
|
bb.0.entry:
|
|
; CHECK-LABEL: name: test_shift
|
|
; CHECK: [[COPY:%[0-9]+]]:_(s64) = COPY $x0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s64) = COPY $x1
|
|
; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s32) = G_TRUNC [[COPY1]](s64)
|
|
; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 255
|
|
; CHECK-NEXT: [[AND:%[0-9]+]]:_(s32) = G_AND [[TRUNC]], [[C]]
|
|
; CHECK-NEXT: [[TRUNC1:%[0-9]+]]:_(s32) = G_TRUNC [[COPY]](s64)
|
|
; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:_(s32) = G_SEXT_INREG [[TRUNC1]], 8
|
|
; CHECK-NEXT: [[ASHR:%[0-9]+]]:_(s32) = G_ASHR [[SEXT_INREG]], [[AND]](s32)
|
|
; CHECK-NEXT: $w0 = COPY [[ASHR]](s32)
|
|
; CHECK-NEXT: [[TRUNC2:%[0-9]+]]:_(s32) = G_TRUNC [[COPY1]](s64)
|
|
; CHECK-NEXT: [[AND1:%[0-9]+]]:_(s32) = G_AND [[TRUNC2]], [[C]]
|
|
; CHECK-NEXT: [[TRUNC3:%[0-9]+]]:_(s32) = G_TRUNC [[COPY]](s64)
|
|
; CHECK-NEXT: [[AND2:%[0-9]+]]:_(s32) = G_AND [[TRUNC3]], [[C]]
|
|
; CHECK-NEXT: [[LSHR:%[0-9]+]]:_(s32) = G_LSHR [[AND2]], [[AND1]](s32)
|
|
; CHECK-NEXT: $w0 = COPY [[LSHR]](s32)
|
|
; CHECK-NEXT: [[TRUNC4:%[0-9]+]]:_(s32) = G_TRUNC [[COPY1]](s64)
|
|
; CHECK-NEXT: [[AND3:%[0-9]+]]:_(s32) = G_AND [[TRUNC4]], [[C]]
|
|
; CHECK-NEXT: [[TRUNC5:%[0-9]+]]:_(s32) = G_TRUNC [[COPY]](s64)
|
|
; CHECK-NEXT: [[SHL:%[0-9]+]]:_(s32) = G_SHL [[TRUNC5]], [[AND3]](s32)
|
|
; CHECK-NEXT: $w0 = COPY [[SHL]](s32)
|
|
%0:_(s64) = COPY $x0
|
|
%1:_(s64) = COPY $x1
|
|
%2:_(s8) = G_TRUNC %0(s64)
|
|
%3:_(s8) = G_TRUNC %1(s64)
|
|
%4:_(s8) = G_ASHR %2, %3
|
|
%7:_(s32) = G_ANYEXT %4(s8)
|
|
$w0 = COPY %7(s32)
|
|
%5:_(s8) = G_LSHR %2, %3
|
|
%8:_(s32) = G_ANYEXT %5(s8)
|
|
$w0 = COPY %8(s32)
|
|
%6:_(s8) = G_SHL %2, %3
|
|
%9:_(s32) = G_ANYEXT %6(s8)
|
|
$w0 = COPY %9(s32)
|
|
|
|
...
|
|
---
|
|
name: test_shl_i64_i32
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_shl_i64_i32
|
|
; CHECK: [[COPY:%[0-9]+]]:_(s64) = COPY $x0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $w1
|
|
; CHECK-NEXT: [[ZEXT:%[0-9]+]]:_(s64) = G_ZEXT [[COPY1]](s32)
|
|
; CHECK-NEXT: [[SHL:%[0-9]+]]:_(s64) = G_SHL [[COPY]], [[ZEXT]](s64)
|
|
; CHECK-NEXT: $x0 = COPY [[SHL]](s64)
|
|
%0:_(s64) = COPY $x0
|
|
%1:_(s32) = COPY $w1
|
|
%2:_(s64) = G_SHL %0, %1
|
|
$x0 = COPY %2(s64)
|
|
|
|
...
|
|
---
|
|
name: test_ashr_i64_i32
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_ashr_i64_i32
|
|
; CHECK: [[COPY:%[0-9]+]]:_(s64) = COPY $x0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $w1
|
|
; CHECK-NEXT: [[ZEXT:%[0-9]+]]:_(s64) = G_ZEXT [[COPY1]](s32)
|
|
; CHECK-NEXT: [[ASHR:%[0-9]+]]:_(s64) = G_ASHR [[COPY]], [[ZEXT]](s64)
|
|
; CHECK-NEXT: $x0 = COPY [[ASHR]](s64)
|
|
%0:_(s64) = COPY $x0
|
|
%1:_(s32) = COPY $w1
|
|
%2:_(s64) = G_ASHR %0, %1
|
|
$x0 = COPY %2(s64)
|
|
|
|
...
|
|
---
|
|
name: test_lshr_i64_i32
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_lshr_i64_i32
|
|
; CHECK: [[COPY:%[0-9]+]]:_(s64) = COPY $x0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $w1
|
|
; CHECK-NEXT: [[ZEXT:%[0-9]+]]:_(s64) = G_ZEXT [[COPY1]](s32)
|
|
; CHECK-NEXT: [[LSHR:%[0-9]+]]:_(s64) = G_LSHR [[COPY]], [[ZEXT]](s64)
|
|
; CHECK-NEXT: $x0 = COPY [[LSHR]](s64)
|
|
%0:_(s64) = COPY $x0
|
|
%1:_(s32) = COPY $w1
|
|
%2:_(s64) = G_LSHR %0, %1
|
|
$x0 = COPY %2(s64)
|
|
|
|
...
|
|
|
|
---
|
|
name: test_shl_s128_s128
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_shl_s128_s128
|
|
; CHECK: [[COPY:%[0-9]+]]:_(s128) = COPY $q0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s128) = COPY $q1
|
|
; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s64) = G_TRUNC [[COPY1]](s128)
|
|
; CHECK-NEXT: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 64
|
|
; CHECK-NEXT: [[UV:%[0-9]+]]:_(s64), [[UV1:%[0-9]+]]:_(s64) = G_UNMERGE_VALUES [[COPY]](s128)
|
|
; CHECK-NEXT: [[SUB:%[0-9]+]]:_(s64) = G_SUB [[TRUNC]], [[C]]
|
|
; CHECK-NEXT: [[SUB1:%[0-9]+]]:_(s64) = G_SUB [[C]], [[TRUNC]]
|
|
; CHECK-NEXT: [[C1:%[0-9]+]]:_(s64) = G_CONSTANT i64 0
|
|
; CHECK-NEXT: [[ICMP:%[0-9]+]]:_(i32) = G_ICMP intpred(ult), [[TRUNC]](s64), [[C]]
|
|
; CHECK-NEXT: [[ICMP1:%[0-9]+]]:_(i32) = G_ICMP intpred(eq), [[TRUNC]](s64), [[C1]]
|
|
; CHECK-NEXT: [[SHL:%[0-9]+]]:_(s64) = G_SHL [[UV]], [[TRUNC]](s64)
|
|
; CHECK-NEXT: [[LSHR:%[0-9]+]]:_(s64) = G_LSHR [[UV]], [[SUB1]](s64)
|
|
; CHECK-NEXT: [[SHL1:%[0-9]+]]:_(s64) = G_SHL [[UV1]], [[TRUNC]](s64)
|
|
; CHECK-NEXT: [[OR:%[0-9]+]]:_(s64) = G_OR [[LSHR]], [[SHL1]]
|
|
; CHECK-NEXT: [[SHL2:%[0-9]+]]:_(s64) = G_SHL [[UV]], [[SUB]](s64)
|
|
; CHECK-NEXT: [[SELECT:%[0-9]+]]:_(s64) = G_SELECT [[ICMP]](i32), [[SHL]], [[C1]]
|
|
; CHECK-NEXT: [[SELECT1:%[0-9]+]]:_(s64) = G_SELECT [[ICMP]](i32), [[OR]], [[SHL2]]
|
|
; CHECK-NEXT: [[SELECT2:%[0-9]+]]:_(s64) = G_SELECT [[ICMP1]](i32), [[UV1]], [[SELECT1]]
|
|
; CHECK-NEXT: [[MV:%[0-9]+]]:_(s128) = G_MERGE_VALUES [[SELECT]](s64), [[SELECT2]](s64)
|
|
; CHECK-NEXT: $q0 = COPY [[MV]](s128)
|
|
%0:_(s128) = COPY $q0
|
|
%1:_(s128) = COPY $q1
|
|
%2:_(s128) = G_SHL %0, %1
|
|
$q0 = COPY %2
|
|
|
|
...
|
|
|
|
---
|
|
name: test_lshr_s128_s128
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_lshr_s128_s128
|
|
; CHECK: [[COPY:%[0-9]+]]:_(s128) = COPY $q0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s128) = COPY $q1
|
|
; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s64) = G_TRUNC [[COPY1]](s128)
|
|
; CHECK-NEXT: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 64
|
|
; CHECK-NEXT: [[UV:%[0-9]+]]:_(s64), [[UV1:%[0-9]+]]:_(s64) = G_UNMERGE_VALUES [[COPY]](s128)
|
|
; CHECK-NEXT: [[SUB:%[0-9]+]]:_(s64) = G_SUB [[TRUNC]], [[C]]
|
|
; CHECK-NEXT: [[SUB1:%[0-9]+]]:_(s64) = G_SUB [[C]], [[TRUNC]]
|
|
; CHECK-NEXT: [[C1:%[0-9]+]]:_(s64) = G_CONSTANT i64 0
|
|
; CHECK-NEXT: [[ICMP:%[0-9]+]]:_(i32) = G_ICMP intpred(ult), [[TRUNC]](s64), [[C]]
|
|
; CHECK-NEXT: [[ICMP1:%[0-9]+]]:_(i32) = G_ICMP intpred(eq), [[TRUNC]](s64), [[C1]]
|
|
; CHECK-NEXT: [[LSHR:%[0-9]+]]:_(s64) = G_LSHR [[UV1]], [[TRUNC]](s64)
|
|
; CHECK-NEXT: [[LSHR1:%[0-9]+]]:_(s64) = G_LSHR [[UV]], [[TRUNC]](s64)
|
|
; CHECK-NEXT: [[SHL:%[0-9]+]]:_(s64) = G_SHL [[UV1]], [[SUB1]](s64)
|
|
; CHECK-NEXT: [[OR:%[0-9]+]]:_(s64) = G_OR [[LSHR1]], [[SHL]]
|
|
; CHECK-NEXT: [[LSHR2:%[0-9]+]]:_(s64) = G_LSHR [[UV1]], [[SUB]](s64)
|
|
; CHECK-NEXT: [[SELECT:%[0-9]+]]:_(s64) = G_SELECT [[ICMP]](i32), [[OR]], [[LSHR2]]
|
|
; CHECK-NEXT: [[SELECT1:%[0-9]+]]:_(s64) = G_SELECT [[ICMP1]](i32), [[UV]], [[SELECT]]
|
|
; CHECK-NEXT: [[SELECT2:%[0-9]+]]:_(s64) = G_SELECT [[ICMP]](i32), [[LSHR]], [[C1]]
|
|
; CHECK-NEXT: [[MV:%[0-9]+]]:_(s128) = G_MERGE_VALUES [[SELECT1]](s64), [[SELECT2]](s64)
|
|
; CHECK-NEXT: $q0 = COPY [[MV]](s128)
|
|
%0:_(s128) = COPY $q0
|
|
%1:_(s128) = COPY $q1
|
|
%2:_(s128) = G_LSHR %0, %1
|
|
$q0 = COPY %2
|
|
|
|
...
|
|
|
|
---
|
|
name: test_ashr_s128_s128
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_ashr_s128_s128
|
|
; CHECK: [[COPY:%[0-9]+]]:_(s128) = COPY $q0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s128) = COPY $q1
|
|
; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s64) = G_TRUNC [[COPY1]](s128)
|
|
; CHECK-NEXT: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 64
|
|
; CHECK-NEXT: [[UV:%[0-9]+]]:_(s64), [[UV1:%[0-9]+]]:_(s64) = G_UNMERGE_VALUES [[COPY]](s128)
|
|
; CHECK-NEXT: [[SUB:%[0-9]+]]:_(s64) = G_SUB [[TRUNC]], [[C]]
|
|
; CHECK-NEXT: [[SUB1:%[0-9]+]]:_(s64) = G_SUB [[C]], [[TRUNC]]
|
|
; CHECK-NEXT: [[C1:%[0-9]+]]:_(s64) = G_CONSTANT i64 0
|
|
; CHECK-NEXT: [[ICMP:%[0-9]+]]:_(i32) = G_ICMP intpred(ult), [[TRUNC]](s64), [[C]]
|
|
; CHECK-NEXT: [[ICMP1:%[0-9]+]]:_(i32) = G_ICMP intpred(eq), [[TRUNC]](s64), [[C1]]
|
|
; CHECK-NEXT: [[ASHR:%[0-9]+]]:_(s64) = G_ASHR [[UV1]], [[TRUNC]](s64)
|
|
; CHECK-NEXT: [[LSHR:%[0-9]+]]:_(s64) = G_LSHR [[UV]], [[TRUNC]](s64)
|
|
; CHECK-NEXT: [[SHL:%[0-9]+]]:_(s64) = G_SHL [[UV1]], [[SUB1]](s64)
|
|
; CHECK-NEXT: [[OR:%[0-9]+]]:_(s64) = G_OR [[LSHR]], [[SHL]]
|
|
; CHECK-NEXT: [[C2:%[0-9]+]]:_(s64) = G_CONSTANT i64 63
|
|
; CHECK-NEXT: [[ASHR1:%[0-9]+]]:_(s64) = G_ASHR [[UV1]], [[C2]](s64)
|
|
; CHECK-NEXT: [[ASHR2:%[0-9]+]]:_(s64) = G_ASHR [[UV1]], [[SUB]](s64)
|
|
; CHECK-NEXT: [[SELECT:%[0-9]+]]:_(s64) = G_SELECT [[ICMP]](i32), [[OR]], [[ASHR2]]
|
|
; CHECK-NEXT: [[SELECT1:%[0-9]+]]:_(s64) = G_SELECT [[ICMP1]](i32), [[UV]], [[SELECT]]
|
|
; CHECK-NEXT: [[SELECT2:%[0-9]+]]:_(s64) = G_SELECT [[ICMP]](i32), [[ASHR]], [[ASHR1]]
|
|
; CHECK-NEXT: [[MV:%[0-9]+]]:_(s128) = G_MERGE_VALUES [[SELECT1]](s64), [[SELECT2]](s64)
|
|
; CHECK-NEXT: $q0 = COPY [[MV]](s128)
|
|
%0:_(s128) = COPY $q0
|
|
%1:_(s128) = COPY $q1
|
|
%2:_(s128) = G_ASHR %0, %1
|
|
$q0 = COPY %2
|
|
|
|
...
|
|
|
|
---
|
|
name: test_ashr_v2i32
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_ashr_v2i32
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<2 x s32>) = COPY $d0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(<2 x s32>) = COPY $d1
|
|
; CHECK-NEXT: [[ASHR:%[0-9]+]]:_(<2 x s32>) = G_ASHR [[COPY]], [[COPY1]](<2 x s32>)
|
|
; CHECK-NEXT: $d0 = COPY [[ASHR]](<2 x s32>)
|
|
%0:_(<2 x s32>) = COPY $d0
|
|
%1:_(<2 x s32>) = COPY $d1
|
|
%2:_(<2 x s32>) = G_ASHR %0, %1
|
|
$d0 = COPY %2
|
|
|
|
...
|
|
---
|
|
name: test_ashr_v4i32
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_ashr_v4i32
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<4 x s32>) = COPY $q0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(<4 x s32>) = COPY $q1
|
|
; CHECK-NEXT: [[ASHR:%[0-9]+]]:_(<4 x s32>) = G_ASHR [[COPY]], [[COPY1]](<4 x s32>)
|
|
; CHECK-NEXT: $q0 = COPY [[ASHR]](<4 x s32>)
|
|
%0:_(<4 x s32>) = COPY $q0
|
|
%1:_(<4 x s32>) = COPY $q1
|
|
%2:_(<4 x s32>) = G_ASHR %0, %1
|
|
$q0 = COPY %2
|
|
|
|
...
|
|
---
|
|
name: shl_cimm_32
|
|
body: |
|
|
bb.1:
|
|
liveins: $w0
|
|
|
|
; CHECK-LABEL: name: shl_cimm_32
|
|
; CHECK: liveins: $w0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
|
|
; CHECK-NEXT: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 8
|
|
; CHECK-NEXT: [[SHL:%[0-9]+]]:_(s32) = G_SHL [[COPY]], [[C]](s64)
|
|
; CHECK-NEXT: $w0 = COPY [[SHL]](s32)
|
|
; CHECK-NEXT: RET_ReallyLR implicit $w0
|
|
%0:_(s32) = COPY $w0
|
|
%1:_(s32) = G_CONSTANT i32 8
|
|
%2:_(s32) = G_SHL %0, %1(s32)
|
|
$w0 = COPY %2(s32)
|
|
RET_ReallyLR implicit $w0
|
|
|
|
...
|
|
---
|
|
name: lshr_cimm_32
|
|
body: |
|
|
bb.1:
|
|
liveins: $w0
|
|
|
|
; CHECK-LABEL: name: lshr_cimm_32
|
|
; CHECK: liveins: $w0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
|
|
; CHECK-NEXT: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 8
|
|
; CHECK-NEXT: [[LSHR:%[0-9]+]]:_(s32) = G_LSHR [[COPY]], [[C]](s64)
|
|
; CHECK-NEXT: $w0 = COPY [[LSHR]](s32)
|
|
; CHECK-NEXT: RET_ReallyLR implicit $w0
|
|
%0:_(s32) = COPY $w0
|
|
%1:_(s32) = G_CONSTANT i32 8
|
|
%2:_(s32) = G_LSHR %0, %1(s32)
|
|
$w0 = COPY %2(s32)
|
|
RET_ReallyLR implicit $w0
|
|
|
|
...
|
|
---
|
|
name: ashr_cimm_32
|
|
body: |
|
|
bb.1:
|
|
liveins: $w0
|
|
|
|
; CHECK-LABEL: name: ashr_cimm_32
|
|
; CHECK: liveins: $w0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
|
|
; CHECK-NEXT: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 8
|
|
; CHECK-NEXT: [[ASHR:%[0-9]+]]:_(s32) = G_ASHR [[COPY]], [[C]](s64)
|
|
; CHECK-NEXT: $w0 = COPY [[ASHR]](s32)
|
|
; CHECK-NEXT: RET_ReallyLR implicit $w0
|
|
%0:_(s32) = COPY $w0
|
|
%1:_(s32) = G_CONSTANT i32 8
|
|
%2:_(s32) = G_ASHR %0, %1(s32)
|
|
$w0 = COPY %2(s32)
|
|
RET_ReallyLR implicit $w0
|
|
|
|
...
|
|
---
|
|
name: test_ashr_v16i8
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_ashr_v16i8
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<16 x s8>) = COPY $q0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(<16 x s8>) = COPY $q1
|
|
; CHECK-NEXT: [[ASHR:%[0-9]+]]:_(<16 x s8>) = G_ASHR [[COPY]], [[COPY1]](<16 x s8>)
|
|
; CHECK-NEXT: $q0 = COPY [[ASHR]](<16 x s8>)
|
|
%0:_(<16 x s8>) = COPY $q0
|
|
%1:_(<16 x s8>) = COPY $q1
|
|
%2:_(<16 x s8>) = G_ASHR %0, %1
|
|
$q0 = COPY %2
|
|
...
|
|
---
|
|
name: test_ashr_v8i16
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_ashr_v8i16
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<8 x s16>) = COPY $q0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(<8 x s16>) = COPY $q1
|
|
; CHECK-NEXT: [[ASHR:%[0-9]+]]:_(<8 x s16>) = G_ASHR [[COPY]], [[COPY1]](<8 x s16>)
|
|
; CHECK-NEXT: $q0 = COPY [[ASHR]](<8 x s16>)
|
|
%0:_(<8 x s16>) = COPY $q0
|
|
%1:_(<8 x s16>) = COPY $q1
|
|
%2:_(<8 x s16>) = G_ASHR %0, %1
|
|
$q0 = COPY %2
|
|
...
|
|
---
|
|
name: test_shl_v16i8
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_shl_v16i8
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<16 x s8>) = COPY $q0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(<16 x s8>) = COPY $q1
|
|
; CHECK-NEXT: [[SHL:%[0-9]+]]:_(<16 x s8>) = G_SHL [[COPY]], [[COPY1]](<16 x s8>)
|
|
; CHECK-NEXT: $q0 = COPY [[SHL]](<16 x s8>)
|
|
%0:_(<16 x s8>) = COPY $q0
|
|
%1:_(<16 x s8>) = COPY $q1
|
|
%2:_(<16 x s8>) = G_SHL %0, %1
|
|
$q0 = COPY %2
|
|
...
|
|
---
|
|
name: test_shl_v8i16
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_shl_v8i16
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<8 x s16>) = COPY $q0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(<8 x s16>) = COPY $q1
|
|
; CHECK-NEXT: [[SHL:%[0-9]+]]:_(<8 x s16>) = G_SHL [[COPY]], [[COPY1]](<8 x s16>)
|
|
; CHECK-NEXT: $q0 = COPY [[SHL]](<8 x s16>)
|
|
%0:_(<8 x s16>) = COPY $q0
|
|
%1:_(<8 x s16>) = COPY $q1
|
|
%2:_(<8 x s16>) = G_SHL %0, %1
|
|
$q0 = COPY %2
|
|
...
|
|
---
|
|
name: test_lshr_v16i8
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_lshr_v16i8
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<16 x s8>) = COPY $q0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(<16 x s8>) = COPY $q1
|
|
; CHECK-NEXT: [[LSHR:%[0-9]+]]:_(<16 x s8>) = G_LSHR [[COPY]], [[COPY1]](<16 x s8>)
|
|
; CHECK-NEXT: $q0 = COPY [[LSHR]](<16 x s8>)
|
|
%0:_(<16 x s8>) = COPY $q0
|
|
%1:_(<16 x s8>) = COPY $q1
|
|
%2:_(<16 x s8>) = G_LSHR %0, %1
|
|
$q0 = COPY %2
|
|
...
|
|
---
|
|
name: test_lshr_v8i16
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_lshr_v8i16
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<8 x s16>) = COPY $q0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(<8 x s16>) = COPY $q1
|
|
; CHECK-NEXT: [[LSHR:%[0-9]+]]:_(<8 x s16>) = G_LSHR [[COPY]], [[COPY1]](<8 x s16>)
|
|
; CHECK-NEXT: $q0 = COPY [[LSHR]](<8 x s16>)
|
|
%0:_(<8 x s16>) = COPY $q0
|
|
%1:_(<8 x s16>) = COPY $q1
|
|
%2:_(<8 x s16>) = G_LSHR %0, %1
|
|
$q0 = COPY %2
|
|
...
|
|
---
|
|
name: test_shl_v4i16
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_shl_v4i16
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<4 x s16>) = COPY $d0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(<4 x s16>) = COPY $d1
|
|
; CHECK-NEXT: [[SHL:%[0-9]+]]:_(<4 x s16>) = G_SHL [[COPY]], [[COPY1]](<4 x s16>)
|
|
; CHECK-NEXT: $d0 = COPY [[SHL]](<4 x s16>)
|
|
%0:_(<4 x s16>) = COPY $d0
|
|
%1:_(<4 x s16>) = COPY $d1
|
|
%2:_(<4 x s16>) = G_SHL %0, %1
|
|
$d0 = COPY %2
|
|
...
|
|
---
|
|
name: test_lshr_v4i16
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_lshr_v4i16
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<4 x s16>) = COPY $d0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(<4 x s16>) = COPY $d1
|
|
; CHECK-NEXT: [[LSHR:%[0-9]+]]:_(<4 x s16>) = G_LSHR [[COPY]], [[COPY1]](<4 x s16>)
|
|
; CHECK-NEXT: $d0 = COPY [[LSHR]](<4 x s16>)
|
|
%0:_(<4 x s16>) = COPY $d0
|
|
%1:_(<4 x s16>) = COPY $d1
|
|
%2:_(<4 x s16>) = G_LSHR %0, %1
|
|
$d0 = COPY %2
|
|
...
|
|
---
|
|
name: test_ashr_v4i16
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_ashr_v4i16
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<4 x s16>) = COPY $d0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(<4 x s16>) = COPY $d1
|
|
; CHECK-NEXT: [[ASHR:%[0-9]+]]:_(<4 x s16>) = G_ASHR [[COPY]], [[COPY1]](<4 x s16>)
|
|
; CHECK-NEXT: $d0 = COPY [[ASHR]](<4 x s16>)
|
|
%0:_(<4 x s16>) = COPY $d0
|
|
%1:_(<4 x s16>) = COPY $d1
|
|
%2:_(<4 x s16>) = G_ASHR %0, %1
|
|
$d0 = COPY %2
|
|
...
|
|
---
|
|
name: test_ashr_v8s32
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_ashr_v8s32
|
|
; CHECK: [[DEF:%[0-9]+]]:_(<4 x s32>) = G_IMPLICIT_DEF
|
|
; CHECK-NEXT: [[ASHR:%[0-9]+]]:_(<4 x s32>) = G_ASHR [[DEF]], [[DEF]](<4 x s32>)
|
|
; CHECK-NEXT: [[ASHR1:%[0-9]+]]:_(<4 x s32>) = G_ASHR [[DEF]], [[DEF]](<4 x s32>)
|
|
; CHECK-NEXT: $q0 = COPY [[ASHR]](<4 x s32>)
|
|
; CHECK-NEXT: $q1 = COPY [[ASHR1]](<4 x s32>)
|
|
%0:_(<8 x s32>) = G_IMPLICIT_DEF
|
|
%1:_(<8 x s32>) = G_IMPLICIT_DEF
|
|
%2:_(<8 x s32>) = G_ASHR %0, %1
|
|
%3:_(<4 x s32>), %4:_(<4 x s32>) = G_UNMERGE_VALUES %2
|
|
$q0 = COPY %3(<4 x s32>)
|
|
$q1 = COPY %4(<4 x s32>)
|
|
...
|
|
---
|
|
name: test_shl_v8s8
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_shl_v8s8
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<8 x s8>) = COPY $d0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(<8 x s8>) = COPY $d1
|
|
; CHECK-NEXT: [[SHL:%[0-9]+]]:_(<8 x s8>) = G_SHL [[COPY]], [[COPY1]](<8 x s8>)
|
|
; CHECK-NEXT: $d0 = COPY [[SHL]](<8 x s8>)
|
|
%0:_(<8 x s8>) = COPY $d0
|
|
%1:_(<8 x s8>) = COPY $d1
|
|
%2:_(<8 x s8>) = G_SHL %0, %1
|
|
$d0 = COPY %2
|
|
...
|
|
---
|
|
name: test_ashr_v8s8
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_ashr_v8s8
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<8 x s8>) = COPY $d0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(<8 x s8>) = COPY $d1
|
|
; CHECK-NEXT: [[ASHR:%[0-9]+]]:_(<8 x s8>) = G_ASHR [[COPY]], [[COPY1]](<8 x s8>)
|
|
; CHECK-NEXT: $d0 = COPY [[ASHR]](<8 x s8>)
|
|
%0:_(<8 x s8>) = COPY $d0
|
|
%1:_(<8 x s8>) = COPY $d1
|
|
%2:_(<8 x s8>) = G_ASHR %0, %1
|
|
$d0 = COPY %2
|
|
...
|
|
|
|
---
|
|
name: test_lshr_v8s8
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_lshr_v8s8
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<8 x s8>) = COPY $d0
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(<8 x s8>) = COPY $d1
|
|
; CHECK-NEXT: [[LSHR:%[0-9]+]]:_(<8 x s8>) = G_LSHR [[COPY]], [[COPY1]](<8 x s8>)
|
|
; CHECK-NEXT: $d0 = COPY [[LSHR]](<8 x s8>)
|
|
%0:_(<8 x s8>) = COPY $d0
|
|
%1:_(<8 x s8>) = COPY $d1
|
|
%2:_(<8 x s8>) = G_LSHR %0, %1
|
|
$d0 = COPY %2
|
|
...
|
|
---
|
|
name: test_lshr_nonpow2
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_lshr_nonpow2
|
|
; CHECK: [[COPY:%[0-9]+]]:_(s64) = COPY $x0
|
|
; CHECK-NEXT: %a:_(s32) = COPY $w1
|
|
; CHECK-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 0
|
|
; CHECK-NEXT: [[MV:%[0-9]+]]:_(s64) = G_MERGE_VALUES %a(s32), %a(s32)
|
|
; CHECK-NEXT: [[MV1:%[0-9]+]]:_(s64) = G_MERGE_VALUES %a(s32), [[C]](i32)
|
|
; CHECK-NEXT: [[C1:%[0-9]+]]:_(s64) = G_CONSTANT i64 64
|
|
; CHECK-NEXT: [[SUB:%[0-9]+]]:_(s64) = G_SUB [[COPY]], [[C1]]
|
|
; CHECK-NEXT: [[SUB1:%[0-9]+]]:_(s64) = G_SUB [[C1]], [[COPY]]
|
|
; CHECK-NEXT: [[C2:%[0-9]+]]:_(s64) = G_CONSTANT i64 0
|
|
; CHECK-NEXT: [[ICMP:%[0-9]+]]:_(i32) = G_ICMP intpred(ult), [[COPY]](s64), [[C1]]
|
|
; CHECK-NEXT: [[ICMP1:%[0-9]+]]:_(i32) = G_ICMP intpred(eq), [[COPY]](s64), [[C2]]
|
|
; CHECK-NEXT: [[LSHR:%[0-9]+]]:_(s64) = G_LSHR [[MV]], [[COPY]](s64)
|
|
; CHECK-NEXT: [[SHL:%[0-9]+]]:_(s64) = G_SHL [[MV1]], [[SUB1]](s64)
|
|
; CHECK-NEXT: [[OR:%[0-9]+]]:_(s64) = G_OR [[LSHR]], [[SHL]]
|
|
; CHECK-NEXT: [[LSHR1:%[0-9]+]]:_(s64) = G_LSHR [[MV1]], [[SUB]](s64)
|
|
; CHECK-NEXT: [[SELECT:%[0-9]+]]:_(s64) = G_SELECT [[ICMP]](i32), [[OR]], [[LSHR1]]
|
|
; CHECK-NEXT: [[SELECT1:%[0-9]+]]:_(s64) = G_SELECT [[ICMP1]](i32), [[MV]], [[SELECT]]
|
|
; CHECK-NEXT: %d1:_(s32), %d2:_(s32) = G_UNMERGE_VALUES [[SELECT1]](s64)
|
|
; CHECK-NEXT: $w0 = COPY %d2(s32)
|
|
%0:_(s64) = COPY $x0
|
|
%a:_(s32) = COPY $w1
|
|
%merge:_(s96) = G_MERGE_VALUES %a, %a, %a
|
|
%lshr:_(s96) = G_LSHR %merge, %0
|
|
%d1:_(s32), %d2:_(s32), %d3:_(s32) = G_UNMERGE_VALUES %lshr
|
|
$w0 = COPY %d2(s32)
|
|
|
|
...
|
|
---
|
|
name: test_lshr_nonpow2_wide
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test_lshr_nonpow2_wide
|
|
; CHECK: [[COPY:%[0-9]+]]:_(s64) = COPY $x0
|
|
; CHECK-NEXT: %a:_(s32) = COPY $w1
|
|
; CHECK-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 0
|
|
; CHECK-NEXT: [[MV:%[0-9]+]]:_(s64) = G_MERGE_VALUES %a(s32), %a(s32)
|
|
; CHECK-NEXT: [[MV1:%[0-9]+]]:_(s64) = G_MERGE_VALUES %a(s32), %a(s32)
|
|
; CHECK-NEXT: [[MV2:%[0-9]+]]:_(s64) = G_MERGE_VALUES %a(s32), [[C]](i32)
|
|
; CHECK-NEXT: [[C1:%[0-9]+]]:_(s64) = G_CONSTANT i64 0
|
|
; CHECK-NEXT: [[C2:%[0-9]+]]:_(s64) = G_CONSTANT i64 128
|
|
; CHECK-NEXT: [[SUB:%[0-9]+]]:_(s64) = G_SUB [[COPY]], [[C2]]
|
|
; CHECK-NEXT: [[SUB1:%[0-9]+]]:_(s64) = G_SUB [[C2]], [[COPY]]
|
|
; CHECK-NEXT: [[ICMP:%[0-9]+]]:_(i32) = G_ICMP intpred(ult), [[COPY]](s64), [[C2]]
|
|
; CHECK-NEXT: [[ICMP1:%[0-9]+]]:_(i32) = G_ICMP intpred(eq), [[COPY]](s64), [[C1]]
|
|
; CHECK-NEXT: [[C3:%[0-9]+]]:_(s64) = G_CONSTANT i64 64
|
|
; CHECK-NEXT: [[SUB2:%[0-9]+]]:_(s64) = G_SUB [[COPY]], [[C3]]
|
|
; CHECK-NEXT: [[SUB3:%[0-9]+]]:_(s64) = G_SUB [[C3]], [[COPY]]
|
|
; CHECK-NEXT: [[ICMP2:%[0-9]+]]:_(i32) = G_ICMP intpred(ult), [[COPY]](s64), [[C3]]
|
|
; CHECK-NEXT: [[ICMP3:%[0-9]+]]:_(i32) = G_ICMP intpred(eq), [[COPY]](s64), [[C1]]
|
|
; CHECK-NEXT: [[LSHR:%[0-9]+]]:_(s64) = G_LSHR [[MV]], [[COPY]](s64)
|
|
; CHECK-NEXT: [[SHL:%[0-9]+]]:_(s64) = G_SHL [[MV1]], [[SUB3]](s64)
|
|
; CHECK-NEXT: [[OR:%[0-9]+]]:_(s64) = G_OR [[LSHR]], [[SHL]]
|
|
; CHECK-NEXT: [[LSHR1:%[0-9]+]]:_(s64) = G_LSHR [[MV1]], [[SUB2]](s64)
|
|
; CHECK-NEXT: [[SELECT:%[0-9]+]]:_(s64) = G_SELECT [[ICMP2]](i32), [[OR]], [[LSHR1]]
|
|
; CHECK-NEXT: [[SELECT1:%[0-9]+]]:_(s64) = G_SELECT [[ICMP3]](i32), [[MV]], [[SELECT]]
|
|
; CHECK-NEXT: [[ICMP4:%[0-9]+]]:_(i32) = G_ICMP intpred(ult), [[SUB1]](s64), [[C3]]
|
|
; CHECK-NEXT: [[SHL1:%[0-9]+]]:_(s64) = G_SHL [[MV2]], [[SUB1]](s64)
|
|
; CHECK-NEXT: [[SELECT2:%[0-9]+]]:_(s64) = G_SELECT [[ICMP4]](i32), [[SHL1]], [[C1]]
|
|
; CHECK-NEXT: [[OR1:%[0-9]+]]:_(s64) = G_OR [[SELECT1]], [[SELECT2]]
|
|
; CHECK-NEXT: [[SUB4:%[0-9]+]]:_(s64) = G_SUB [[SUB]], [[C3]]
|
|
; CHECK-NEXT: [[SUB5:%[0-9]+]]:_(s64) = G_SUB [[C3]], [[SUB]]
|
|
; CHECK-NEXT: [[ICMP5:%[0-9]+]]:_(i32) = G_ICMP intpred(ult), [[SUB]](s64), [[C3]]
|
|
; CHECK-NEXT: [[ICMP6:%[0-9]+]]:_(i32) = G_ICMP intpred(eq), [[SUB]](s64), [[C1]]
|
|
; CHECK-NEXT: [[LSHR2:%[0-9]+]]:_(s64) = G_LSHR [[MV2]], [[SUB]](s64)
|
|
; CHECK-NEXT: [[SHL2:%[0-9]+]]:_(s64) = G_SHL [[C1]], [[SUB5]](s64)
|
|
; CHECK-NEXT: [[OR2:%[0-9]+]]:_(s64) = G_OR [[LSHR2]], [[SHL2]]
|
|
; CHECK-NEXT: [[LSHR3:%[0-9]+]]:_(s64) = G_LSHR [[C1]], [[SUB4]](s64)
|
|
; CHECK-NEXT: [[SELECT3:%[0-9]+]]:_(s64) = G_SELECT [[ICMP5]](i32), [[OR2]], [[LSHR3]]
|
|
; CHECK-NEXT: [[SELECT4:%[0-9]+]]:_(s64) = G_SELECT [[ICMP6]](i32), [[MV2]], [[SELECT3]]
|
|
; CHECK-NEXT: [[SELECT5:%[0-9]+]]:_(s64) = G_SELECT [[ICMP]](i32), [[OR1]], [[SELECT4]]
|
|
; CHECK-NEXT: [[SELECT6:%[0-9]+]]:_(s64) = G_SELECT [[ICMP1]](i32), [[MV]], [[SELECT5]]
|
|
; CHECK-NEXT: %d1:_(s32), %d2:_(s32) = G_UNMERGE_VALUES [[SELECT6]](s64)
|
|
; CHECK-NEXT: $w0 = COPY %d2(s32)
|
|
%0:_(s64) = COPY $x0
|
|
%a:_(s32) = COPY $w1
|
|
%merge:_(s160) = G_MERGE_VALUES %a, %a, %a, %a, %a
|
|
%lshr:_(s160) = G_LSHR %merge, %0
|
|
%d1:_(s32), %d2:_(s32), %d3:_(s32), %d4:_(s32), %d5:_(s32) = G_UNMERGE_VALUES %lshr
|
|
$w0 = COPY %d2(s32)
|
|
|
|
...
|