Files
TheRock/compiler/amd-llvm/llvm/test/CodeGen/AArch64/GlobalISel/select-neon-vector-fcmp.mir
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

163 lines
4.9 KiB
YAML

# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=aarch64 -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s
...
---
name: fcmeq
alignment: 4
legalized: true
regBankSelected: true
body: |
bb.0:
; CHECK-LABEL: name: fcmeq
; CHECK: %lhs:fpr128 = COPY $q0
; CHECK-NEXT: %rhs:fpr128 = COPY $q1
; CHECK-NEXT: %fcmp:fpr128 = nofpexcept FCMEQv2f64 %lhs, %rhs, implicit $fpcr
; CHECK-NEXT: $q0 = COPY %fcmp
; CHECK-NEXT: RET_ReallyLR implicit $q0
%lhs:fpr(<2 x f64>) = COPY $q0
%rhs:fpr(<2 x f64>) = COPY $q1
%fcmp:fpr(<2 x i64>) = G_FCMEQ %lhs, %rhs(<2 x f64>)
$q0 = COPY %fcmp(<2 x i64>)
RET_ReallyLR implicit $q0
...
---
name: fcmge
alignment: 4
legalized: true
regBankSelected: true
body: |
bb.0:
; CHECK-LABEL: name: fcmge
; CHECK: %lhs:fpr128 = COPY $q0
; CHECK-NEXT: %rhs:fpr128 = COPY $q1
; CHECK-NEXT: %fcmp:fpr128 = nofpexcept FCMGEv2f64 %lhs, %rhs, implicit $fpcr
; CHECK-NEXT: $q0 = COPY %fcmp
; CHECK-NEXT: RET_ReallyLR implicit $q0
%lhs:fpr(<2 x f64>) = COPY $q0
%rhs:fpr(<2 x f64>) = COPY $q1
%fcmp:fpr(<2 x i64>) = G_FCMGE %lhs, %rhs(<2 x f64>)
$q0 = COPY %fcmp(<2 x i64>)
RET_ReallyLR implicit $q0
...
---
name: fcmgt
alignment: 4
legalized: true
regBankSelected: true
body: |
bb.0:
; CHECK-LABEL: name: fcmgt
; CHECK: %lhs:fpr128 = COPY $q0
; CHECK-NEXT: %rhs:fpr128 = COPY $q1
; CHECK-NEXT: %fcmp:fpr128 = nofpexcept FCMGTv2f64 %lhs, %rhs, implicit $fpcr
; CHECK-NEXT: $q0 = COPY %fcmp
; CHECK-NEXT: RET_ReallyLR implicit $q0
%lhs:fpr(<2 x f64>) = COPY $q0
%rhs:fpr(<2 x f64>) = COPY $q1
%fcmp:fpr(<2 x i64>) = G_FCMGT %lhs, %rhs(<2 x f64>)
$q0 = COPY %fcmp(<2 x i64>)
RET_ReallyLR implicit $q0
...
---
name: fcmeqz
alignment: 4
legalized: true
regBankSelected: true
body: |
bb.0:
; CHECK-LABEL: name: fcmeqz
; CHECK: %lhs:fpr128 = COPY $q0
; CHECK-NEXT: %fcmp:fpr128 = nofpexcept FCMEQv2i64rz %lhs, implicit $fpcr
; CHECK-NEXT: $q0 = COPY %fcmp
; CHECK-NEXT: RET_ReallyLR implicit $q0
%lhs:fpr(<2 x f64>) = COPY $q0
%zero:gpr(f64) = G_CONSTANT i64 0
%zero_vec:fpr(<2 x f64>) = G_BUILD_VECTOR %zero(f64), %zero(f64)
%fcmp:fpr(<2 x i64>) = G_FCMEQ %lhs, %zero_vec(<2 x f64>)
$q0 = COPY %fcmp(<2 x i64>)
RET_ReallyLR implicit $q0
...
---
name: fcmgez
alignment: 4
legalized: true
regBankSelected: true
body: |
bb.0:
; CHECK-LABEL: name: fcmgez
; CHECK: %lhs:fpr128 = COPY $q0
; CHECK-NEXT: %fcmp:fpr128 = nofpexcept FCMGEv2i64rz %lhs, implicit $fpcr
; CHECK-NEXT: $q0 = COPY %fcmp
; CHECK-NEXT: RET_ReallyLR implicit $q0
%lhs:fpr(<2 x f64>) = COPY $q0
%zero:gpr(f64) = G_CONSTANT i64 0
%zero_vec:fpr(<2 x f64>) = G_BUILD_VECTOR %zero(f64), %zero(f64)
%fcmp:fpr(<2 x i64>) = G_FCMGE %lhs, %zero_vec(<2 x f64>)
$q0 = COPY %fcmp(<2 x i64>)
RET_ReallyLR implicit $q0
...
---
name: fcmgtz
alignment: 4
legalized: true
regBankSelected: true
body: |
bb.0:
; CHECK-LABEL: name: fcmgtz
; CHECK: %lhs:fpr128 = COPY $q0
; CHECK-NEXT: %fcmp:fpr128 = nofpexcept FCMGTv2i64rz %lhs, implicit $fpcr
; CHECK-NEXT: $q0 = COPY %fcmp
; CHECK-NEXT: RET_ReallyLR implicit $q0
%lhs:fpr(<2 x f64>) = COPY $q0
%zero:gpr(f64) = G_CONSTANT i64 0
%zero_vec:fpr(<2 x f64>) = G_BUILD_VECTOR %zero(f64), %zero(f64)
%fcmp:fpr(<2 x i64>) = G_FCMGT %lhs, %zero_vec(<2 x f64>)
$q0 = COPY %fcmp(<2 x i64>)
RET_ReallyLR implicit $q0
...
---
name: fcmlez
alignment: 4
legalized: true
regBankSelected: true
body: |
bb.0:
; CHECK-LABEL: name: fcmlez
; CHECK: %lhs:fpr128 = COPY $q0
; CHECK-NEXT: %fcmp:fpr128 = nofpexcept FCMLEv2i64rz %lhs, implicit $fpcr
; CHECK-NEXT: $q0 = COPY %fcmp
; CHECK-NEXT: RET_ReallyLR implicit $q0
%lhs:fpr(<2 x f64>) = COPY $q0
%zero:gpr(f64) = G_CONSTANT i64 0
%zero_vec:fpr(<2 x f64>) = G_BUILD_VECTOR %zero(f64), %zero(f64)
%fcmp:fpr(<2 x i64>) = G_FCMGE %zero_vec(<2 x f64>), %lhs
$q0 = COPY %fcmp(<2 x i64>)
RET_ReallyLR implicit $q0
...
---
name: fcmltz
alignment: 4
legalized: true
regBankSelected: true
body: |
bb.0:
; CHECK-LABEL: name: fcmltz
; CHECK: %lhs:fpr128 = COPY $q0
; CHECK-NEXT: %fcmp:fpr128 = nofpexcept FCMLTv2i64rz %lhs, implicit $fpcr
; CHECK-NEXT: $q0 = COPY %fcmp
; CHECK-NEXT: RET_ReallyLR implicit $q0
%lhs:fpr(<2 x f64>) = COPY $q0
%zero:gpr(f64) = G_CONSTANT i64 0
%zero_vec:fpr(<2 x f64>) = G_BUILD_VECTOR %zero(f64), %zero(f64)
%fcmp:fpr(<2 x i64>) = G_FCMGT %zero_vec(<2 x f64>), %lhs
$q0 = COPY %fcmp(<2 x i64>)
RET_ReallyLR implicit $q0