Files
TheRock/compiler/amd-llvm/llvm/test/CodeGen/AArch64/sme2-intrinsics-fp8-fdot.ll
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

172 lines
8.8 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --filter-out "^[ \t]*//.*$" --version 4
; RUN: llc -mtriple=aarch64-linux-gnu -mattr=+sme2,+sme-f8f16,+sme-f8f32 -verify-machineinstrs -force-streaming < %s | FileCheck %s
target triple = "aarch64-linux"
define void @test_fdot16_1x2_indexed(i32 %slice.0, <vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2, <vscale x 16 x i8> %zm) #0 {
; CHECK-LABEL: test_fdot16_1x2_indexed:
; CHECK: mov w8, w0
; CHECK: fdot za.h[w8, 7, vgx2], { z0.b, z1.b }, z2.b[1]
; CHECK: ret
%slice = add i32 %slice.0, 7
call void @llvm.aarch64.sme.fp8.fdot.lane.za16.vg1x2(i32 %slice,
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2,
<vscale x 16 x i8> %zm, i32 1)
ret void
}
define void @test_fdot16_1x4_indexed(i32 %slice.0, <vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2, <vscale x 16 x i8> %zn3, <vscale x 16 x i8> %zn4,
; CHECK-LABEL: test_fdot16_1x4_indexed:
; CHECK: mov w8, w0
; CHECK: fdot za.h[w8, 7, vgx4], { z0.b - z3.b }, z4.b[1]
; CHECK: ret
<vscale x 16 x i8> %zm) #0 {
%slice = add i32 %slice.0, 7
call void @llvm.aarch64.sme.fp8.fdot.lane.za16.vg1x4(i32 %slice,
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2, <vscale x 16 x i8> %zn3, <vscale x 16 x i8> %zn4,
<vscale x 16 x i8> %zm, i32 1)
ret void
}
define void @test_fdot32_1x2_indexed(i32 %slice.0,
; CHECK-LABEL: test_fdot32_1x2_indexed:
; CHECK: mov w8, w0
; CHECK: fdot za.s[w8, 7, vgx2], { z0.b, z1.b }, z2.b[1]
; CHECK: ret
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2,
<vscale x 16 x i8> %zm) #0 {
%slice = add i32 %slice.0, 7
call void @llvm.aarch64.sme.fp8.fdot.lane.za32.vg1x2(i32 %slice,
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2,
<vscale x 16 x i8> %zm, i32 1)
ret void
}
define void @test_fdot32_1x4_indexed(i32 %slice.0,
; CHECK-LABEL: test_fdot32_1x4_indexed:
; CHECK: mov w8, w0
; CHECK: fdot za.s[w8, 7, vgx4], { z0.b - z3.b }, z4.b[1]
; CHECK: ret
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2, <vscale x 16 x i8> %zn3, <vscale x 16 x i8> %zn4,
<vscale x 16 x i8> %zm) #0 {
%slice = add i32 %slice.0, 7
call void @llvm.aarch64.sme.fp8.fdot.lane.za32.vg1x4(i32 %slice,
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2, <vscale x 16 x i8> %zn3, <vscale x 16 x i8> %zn4,
<vscale x 16 x i8> %zm, i32 1)
ret void
}
define void @test_fdot32_1x2_single(i32 %slice.0,
; CHECK-LABEL: test_fdot32_1x2_single:
; CHECK: mov w8, w0
; CHECK: fdot za.s[w8, 7, vgx2], { z0.b, z1.b }, z2.b
; CHECK: ret
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2,
<vscale x 16 x i8> %zm) #0 {
%slice = add i32 %slice.0, 7
call void @llvm.aarch64.sme.fp8.fdot.single.za32.vg1x2(i32 %slice,
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2,
<vscale x 16 x i8> %zm)
ret void
}
define void @test_fdot32_1x4_single(i32 %slice.0,
; CHECK-LABEL: test_fdot32_1x4_single:
; CHECK: mov w8, w0
; CHECK: fdot za.s[w8, 7, vgx4], { z0.b - z3.b }, z4.b
; CHECK: ret
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2, <vscale x 16 x i8> %zn3, <vscale x 16 x i8> %zn4,
<vscale x 16 x i8> %zm) #0 {
%slice = add i32 %slice.0, 7
call void @llvm.aarch64.sme.fp8.fdot.single.za32.vg1x4(i32 %slice,
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2, <vscale x 16 x i8> %zn3, <vscale x 16 x i8> %zn4,
<vscale x 16 x i8> %zm)
ret void
}
define void @test_fdot32_1x2_multi(i32 %slice.0,
; CHECK-LABEL: test_fdot32_1x2_multi:
; CHECK: mov w8, w0
; CHECK: fdot za.s[w8, 7, vgx2], { z0.b, z1.b }, { z2.b, z3.b }
; CHECK: ret
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2,
<vscale x 16 x i8> %zm1, <vscale x 16 x i8> %zm2) #0 {
%slice = add i32 %slice.0, 7
call void @llvm.aarch64.sme.fp8.fdot.multi.za32.vg1x2(i32 %slice,
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2,
<vscale x 16 x i8> %zm1, <vscale x 16 x i8> %zm2)
ret void
}
define void @test_fdot32_1x4_multi(i32 %slice.0,
; CHECK-LABEL: test_fdot32_1x4_multi:
; CHECK: mov w8, w0
; CHECK: fdot za.s[w8, 7, vgx4], { z0.b - z3.b }, { z4.b - z7.b }
; CHECK: ret
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2, <vscale x 16 x i8> %zn3, <vscale x 16 x i8> %zn4,
<vscale x 16 x i8> %zm1, <vscale x 16 x i8> %zm2, <vscale x 16 x i8> %zm3, <vscale x 16 x i8> %zm4) #0 {
%slice = add i32 %slice.0, 7
call void @llvm.aarch64.sme.fp8.fdot.multi.za32.vg1x4(i32 %slice,
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2, <vscale x 16 x i8> %zn3, <vscale x 16 x i8> %zn4,
<vscale x 16 x i8> %zm1, <vscale x 16 x i8> %zm2, <vscale x 16 x i8> %zm3, <vscale x 16 x i8> %zm4)
ret void
}
define void @test_fdot16_1x2_single(i32 %slice.0,
; CHECK-LABEL: test_fdot16_1x2_single:
; CHECK: mov w8, w0
; CHECK: fdot za.h[w8, 7, vgx2], { z0.b, z1.b }, z2.b
; CHECK: ret
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2,
<vscale x 16 x i8> %zm) #0 {
%slice = add i32 %slice.0, 7
call void @llvm.aarch64.sme.fp8.fdot.single.za16.vg1x2(i32 %slice,
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2,
<vscale x 16 x i8> %zm)
ret void
}
define void @test_fdot16_1x4_single(i32 %slice.0,
; CHECK-LABEL: test_fdot16_1x4_single:
; CHECK: mov w8, w0
; CHECK: fdot za.h[w8, 7, vgx4], { z0.b - z3.b }, z4.b
; CHECK: ret
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2, <vscale x 16 x i8> %zn3, <vscale x 16 x i8> %zn4,
<vscale x 16 x i8> %zm) #0 {
%slice = add i32 %slice.0, 7
call void @llvm.aarch64.sme.fp8.fdot.single.za16.vg1x4(i32 %slice,
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2, <vscale x 16 x i8> %zn3, <vscale x 16 x i8> %zn4,
<vscale x 16 x i8> %zm)
ret void
}
define void @test_fdot16_1x2_multi(i32 %slice.0,
; CHECK-LABEL: test_fdot16_1x2_multi:
; CHECK: mov w8, w0
; CHECK: fdot za.h[w8, 7, vgx2], { z0.b, z1.b }, { z2.b, z3.b }
; CHECK: ret
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2,
<vscale x 16 x i8> %zm1, <vscale x 16 x i8> %zm2) #0 {
%slice = add i32 %slice.0, 7
call void @llvm.aarch64.sme.fp8.fdot.multi.za16.vg1x2(i32 %slice,
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2,
<vscale x 16 x i8> %zm1, <vscale x 16 x i8> %zm2)
ret void
}
define void @test_fdot16_1x4_multi(i32 %slice.0,
; CHECK-LABEL: test_fdot16_1x4_multi:
; CHECK: mov w8, w0
; CHECK: fdot za.h[w8, 7, vgx4], { z0.b - z3.b }, { z4.b - z7.b }
; CHECK: ret
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2, <vscale x 16 x i8> %zn3, <vscale x 16 x i8> %zn4,
<vscale x 16 x i8> %zm1, <vscale x 16 x i8> %zm2, <vscale x 16 x i8> %zm3, <vscale x 16 x i8> %zm4) #0 {
%slice = add i32 %slice.0, 7
call void @llvm.aarch64.sme.fp8.fdot.multi.za16.vg1x4(i32 %slice,
<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2, <vscale x 16 x i8> %zn3, <vscale x 16 x i8> %zn4,
<vscale x 16 x i8> %zm1, <vscale x 16 x i8> %zm2, <vscale x 16 x i8> %zm3, <vscale x 16 x i8> %zm4)
ret void
}
attributes #0 = { "target-features" = "+sme,+sme-f8f32,+sme-f8f16" }