derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
1061 lines
37 KiB
LLVM
1061 lines
37 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -aarch64-sve-vector-bits-min=256 < %s | FileCheck %s -check-prefixes=CHECK,VBITS_GE_256
|
|
; RUN: llc -aarch64-sve-vector-bits-min=512 < %s | FileCheck %s -check-prefixes=CHECK,VBITS_GE_512
|
|
; RUN: llc -aarch64-sve-vector-bits-min=2048 < %s | FileCheck %s -check-prefixes=CHECK,VBITS_GE_512
|
|
|
|
; This test only tests the legal types for a given vector width, as mulh nodes
|
|
; do not get generated for non-legal types.
|
|
|
|
target triple = "aarch64-unknown-linux-gnu"
|
|
|
|
;
|
|
; SMULH
|
|
;
|
|
|
|
; Don't use SVE for 64-bit vectors.
|
|
define <8 x i8> @smulh_v8i8(<8 x i8> %op1, <8 x i8> %op2) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: smulh_v8i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b, vl8
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $z1
|
|
; CHECK-NEXT: smulh z0.b, p0/m, z0.b, z1.b
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <8 x i8> %op1 to <8 x i16>
|
|
%2 = sext <8 x i8> %op2 to <8 x i16>
|
|
%mul = mul <8 x i16> %1, %2
|
|
%shr = lshr <8 x i16> %mul, splat (i16 8)
|
|
%res = trunc <8 x i16> %shr to <8 x i8>
|
|
ret <8 x i8> %res
|
|
}
|
|
|
|
; Don't use SVE for 128-bit vectors.
|
|
define <16 x i8> @smulh_v16i8(<16 x i8> %op1, <16 x i8> %op2) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: smulh_v16i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b, vl16
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: smulh z0.b, p0/m, z0.b, z1.b
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <16 x i8> %op1 to <16 x i16>
|
|
%2 = sext <16 x i8> %op2 to <16 x i16>
|
|
%mul = mul <16 x i16> %1, %2
|
|
%shr = lshr <16 x i16> %mul, splat (i16 8)
|
|
%res = trunc <16 x i16> %shr to <16 x i8>
|
|
ret <16 x i8> %res
|
|
}
|
|
|
|
define void @smulh_v32i8(ptr %a, ptr %b) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: smulh_v32i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b, vl32
|
|
; CHECK-NEXT: ld1b { z0.b }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1b { z1.b }, p0/z, [x1]
|
|
; CHECK-NEXT: smulh z0.b, p0/m, z0.b, z1.b
|
|
; CHECK-NEXT: st1b { z0.b }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <32 x i8>, ptr %a
|
|
%op2 = load <32 x i8>, ptr %b
|
|
%1 = sext <32 x i8> %op1 to <32 x i16>
|
|
%2 = sext <32 x i8> %op2 to <32 x i16>
|
|
%mul = mul <32 x i16> %1, %2
|
|
%shr = lshr <32 x i16> %mul, splat (i16 8)
|
|
%res = trunc <32 x i16> %shr to <32 x i8>
|
|
store <32 x i8> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @smulh_v64i8(ptr %a, ptr %b) #0 {
|
|
; VBITS_GE_256-LABEL: smulh_v64i8:
|
|
; VBITS_GE_256: // %bb.0:
|
|
; VBITS_GE_256-NEXT: ptrue p0.b, vl32
|
|
; VBITS_GE_256-NEXT: mov w8, #32 // =0x20
|
|
; VBITS_GE_256-NEXT: ld1b { z0.b }, p0/z, [x0, x8]
|
|
; VBITS_GE_256-NEXT: ld1b { z1.b }, p0/z, [x1, x8]
|
|
; VBITS_GE_256-NEXT: ld1b { z2.b }, p0/z, [x0]
|
|
; VBITS_GE_256-NEXT: ld1b { z3.b }, p0/z, [x1]
|
|
; VBITS_GE_256-NEXT: smulh z0.b, p0/m, z0.b, z1.b
|
|
; VBITS_GE_256-NEXT: smulh z2.b, p0/m, z2.b, z3.b
|
|
; VBITS_GE_256-NEXT: st1b { z0.b }, p0, [x0, x8]
|
|
; VBITS_GE_256-NEXT: st1b { z2.b }, p0, [x0]
|
|
; VBITS_GE_256-NEXT: ret
|
|
;
|
|
; VBITS_GE_512-LABEL: smulh_v64i8:
|
|
; VBITS_GE_512: // %bb.0:
|
|
; VBITS_GE_512-NEXT: ptrue p0.b, vl64
|
|
; VBITS_GE_512-NEXT: ld1b { z0.b }, p0/z, [x0]
|
|
; VBITS_GE_512-NEXT: ld1b { z1.b }, p0/z, [x1]
|
|
; VBITS_GE_512-NEXT: smulh z0.b, p0/m, z0.b, z1.b
|
|
; VBITS_GE_512-NEXT: st1b { z0.b }, p0, [x0]
|
|
; VBITS_GE_512-NEXT: ret
|
|
%op1 = load <64 x i8>, ptr %a
|
|
%op2 = load <64 x i8>, ptr %b
|
|
%1 = sext <64 x i8> %op1 to <64 x i16>
|
|
%2 = sext <64 x i8> %op2 to <64 x i16>
|
|
%mul = mul <64 x i16> %1, %2
|
|
%shr = lshr <64 x i16> %mul, splat (i16 8)
|
|
%res = trunc <64 x i16> %shr to <64 x i8>
|
|
store <64 x i8> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @smulh_v128i8(ptr %a, ptr %b) vscale_range(8,0) #0 {
|
|
; CHECK-LABEL: smulh_v128i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b, vl128
|
|
; CHECK-NEXT: ld1b { z0.b }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1b { z1.b }, p0/z, [x1]
|
|
; CHECK-NEXT: smulh z0.b, p0/m, z0.b, z1.b
|
|
; CHECK-NEXT: st1b { z0.b }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <128 x i8>, ptr %a
|
|
%op2 = load <128 x i8>, ptr %b
|
|
%1 = sext <128 x i8> %op1 to <128 x i16>
|
|
%2 = sext <128 x i8> %op2 to <128 x i16>
|
|
%mul = mul <128 x i16> %1, %2
|
|
%shr = lshr <128 x i16> %mul, splat (i16 8)
|
|
%res = trunc <128 x i16> %shr to <128 x i8>
|
|
store <128 x i8> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @smulh_v256i8(ptr %a, ptr %b) vscale_range(16,0) #0 {
|
|
; CHECK-LABEL: smulh_v256i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b, vl256
|
|
; CHECK-NEXT: ld1b { z0.b }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1b { z1.b }, p0/z, [x1]
|
|
; CHECK-NEXT: smulh z0.b, p0/m, z0.b, z1.b
|
|
; CHECK-NEXT: st1b { z0.b }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <256 x i8>, ptr %a
|
|
%op2 = load <256 x i8>, ptr %b
|
|
%1 = sext <256 x i8> %op1 to <256 x i16>
|
|
%2 = sext <256 x i8> %op2 to <256 x i16>
|
|
%mul = mul <256 x i16> %1, %2
|
|
%shr = lshr <256 x i16> %mul, splat (i16 8)
|
|
%res = trunc <256 x i16> %shr to <256 x i8>
|
|
store <256 x i8> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
; Don't use SVE for 64-bit vectors.
|
|
define <4 x i16> @smulh_v4i16(<4 x i16> %op1, <4 x i16> %op2) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: smulh_v4i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h, vl4
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $z1
|
|
; CHECK-NEXT: smulh z0.h, p0/m, z0.h, z1.h
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <4 x i16> %op1 to <4 x i32>
|
|
%2 = sext <4 x i16> %op2 to <4 x i32>
|
|
%mul = mul <4 x i32> %1, %2
|
|
%shr = lshr <4 x i32> %mul, splat (i32 16)
|
|
%res = trunc <4 x i32> %shr to <4 x i16>
|
|
ret <4 x i16> %res
|
|
}
|
|
|
|
; Don't use SVE for 128-bit vectors.
|
|
define <8 x i16> @smulh_v8i16(<8 x i16> %op1, <8 x i16> %op2) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: smulh_v8i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h, vl8
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: smulh z0.h, p0/m, z0.h, z1.h
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <8 x i16> %op1 to <8 x i32>
|
|
%2 = sext <8 x i16> %op2 to <8 x i32>
|
|
%mul = mul <8 x i32> %1, %2
|
|
%shr = lshr <8 x i32> %mul, splat (i32 16)
|
|
%res = trunc <8 x i32> %shr to <8 x i16>
|
|
ret <8 x i16> %res
|
|
}
|
|
|
|
define void @smulh_v16i16(ptr %a, ptr %b) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: smulh_v16i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h, vl16
|
|
; CHECK-NEXT: ld1h { z0.h }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1h { z1.h }, p0/z, [x1]
|
|
; CHECK-NEXT: smulh z0.h, p0/m, z0.h, z1.h
|
|
; CHECK-NEXT: st1h { z0.h }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <16 x i16>, ptr %a
|
|
%op2 = load <16 x i16>, ptr %b
|
|
%1 = sext <16 x i16> %op1 to <16 x i32>
|
|
%2 = sext <16 x i16> %op2 to <16 x i32>
|
|
%mul = mul <16 x i32> %1, %2
|
|
%shr = lshr <16 x i32> %mul, splat (i32 16)
|
|
%res = trunc <16 x i32> %shr to <16 x i16>
|
|
store <16 x i16> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @smulh_v32i16(ptr %a, ptr %b) #0 {
|
|
; VBITS_GE_256-LABEL: smulh_v32i16:
|
|
; VBITS_GE_256: // %bb.0:
|
|
; VBITS_GE_256-NEXT: ptrue p0.h, vl16
|
|
; VBITS_GE_256-NEXT: mov x8, #16 // =0x10
|
|
; VBITS_GE_256-NEXT: ld1h { z0.h }, p0/z, [x0, x8, lsl #1]
|
|
; VBITS_GE_256-NEXT: ld1h { z1.h }, p0/z, [x1, x8, lsl #1]
|
|
; VBITS_GE_256-NEXT: ld1h { z2.h }, p0/z, [x0]
|
|
; VBITS_GE_256-NEXT: ld1h { z3.h }, p0/z, [x1]
|
|
; VBITS_GE_256-NEXT: smulh z0.h, p0/m, z0.h, z1.h
|
|
; VBITS_GE_256-NEXT: smulh z2.h, p0/m, z2.h, z3.h
|
|
; VBITS_GE_256-NEXT: st1h { z0.h }, p0, [x0, x8, lsl #1]
|
|
; VBITS_GE_256-NEXT: st1h { z2.h }, p0, [x0]
|
|
; VBITS_GE_256-NEXT: ret
|
|
;
|
|
; VBITS_GE_512-LABEL: smulh_v32i16:
|
|
; VBITS_GE_512: // %bb.0:
|
|
; VBITS_GE_512-NEXT: ptrue p0.h, vl32
|
|
; VBITS_GE_512-NEXT: ld1h { z0.h }, p0/z, [x0]
|
|
; VBITS_GE_512-NEXT: ld1h { z1.h }, p0/z, [x1]
|
|
; VBITS_GE_512-NEXT: smulh z0.h, p0/m, z0.h, z1.h
|
|
; VBITS_GE_512-NEXT: st1h { z0.h }, p0, [x0]
|
|
; VBITS_GE_512-NEXT: ret
|
|
%op1 = load <32 x i16>, ptr %a
|
|
%op2 = load <32 x i16>, ptr %b
|
|
%1 = sext <32 x i16> %op1 to <32 x i32>
|
|
%2 = sext <32 x i16> %op2 to <32 x i32>
|
|
%mul = mul <32 x i32> %1, %2
|
|
%shr = lshr <32 x i32> %mul, splat (i32 16)
|
|
%res = trunc <32 x i32> %shr to <32 x i16>
|
|
store <32 x i16> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @smulh_v64i16(ptr %a, ptr %b) vscale_range(8,0) #0 {
|
|
; CHECK-LABEL: smulh_v64i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h, vl64
|
|
; CHECK-NEXT: ld1h { z0.h }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1h { z1.h }, p0/z, [x1]
|
|
; CHECK-NEXT: smulh z0.h, p0/m, z0.h, z1.h
|
|
; CHECK-NEXT: st1h { z0.h }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <64 x i16>, ptr %a
|
|
%op2 = load <64 x i16>, ptr %b
|
|
%1 = sext <64 x i16> %op1 to <64 x i32>
|
|
%2 = sext <64 x i16> %op2 to <64 x i32>
|
|
%mul = mul <64 x i32> %1, %2
|
|
%shr = lshr <64 x i32> %mul, splat (i32 16)
|
|
%res = trunc <64 x i32> %shr to <64 x i16>
|
|
store <64 x i16> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @smulh_v128i16(ptr %a, ptr %b) vscale_range(16,0) #0 {
|
|
; CHECK-LABEL: smulh_v128i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h, vl128
|
|
; CHECK-NEXT: ld1h { z0.h }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1h { z1.h }, p0/z, [x1]
|
|
; CHECK-NEXT: smulh z0.h, p0/m, z0.h, z1.h
|
|
; CHECK-NEXT: st1h { z0.h }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <128 x i16>, ptr %a
|
|
%op2 = load <128 x i16>, ptr %b
|
|
%1 = sext <128 x i16> %op1 to <128 x i32>
|
|
%2 = sext <128 x i16> %op2 to <128 x i32>
|
|
%mul = mul <128 x i32> %1, %2
|
|
%shr = lshr <128 x i32> %mul, splat (i32 16)
|
|
%res = trunc <128 x i32> %shr to <128 x i16>
|
|
store <128 x i16> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
; Vector i64 multiplications are not legal for NEON so use SVE when available.
|
|
define <2 x i32> @smulh_v2i32(<2 x i32> %op1, <2 x i32> %op2) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: smulh_v2i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl2
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $z1
|
|
; CHECK-NEXT: smulh z0.s, p0/m, z0.s, z1.s
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <2 x i32> %op1 to <2 x i64>
|
|
%2 = sext <2 x i32> %op2 to <2 x i64>
|
|
%mul = mul <2 x i64> %1, %2
|
|
%shr = lshr <2 x i64> %mul, splat (i64 32)
|
|
%res = trunc <2 x i64> %shr to <2 x i32>
|
|
ret <2 x i32> %res
|
|
}
|
|
|
|
; Don't use SVE for 128-bit vectors.
|
|
define <4 x i32> @smulh_v4i32(<4 x i32> %op1, <4 x i32> %op2) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: smulh_v4i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl4
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: smulh z0.s, p0/m, z0.s, z1.s
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <4 x i32> %op1 to <4 x i64>
|
|
%2 = sext <4 x i32> %op2 to <4 x i64>
|
|
%mul = mul <4 x i64> %1, %2
|
|
%shr = lshr <4 x i64> %mul, splat (i64 32)
|
|
%res = trunc <4 x i64> %shr to <4 x i32>
|
|
ret <4 x i32> %res
|
|
}
|
|
|
|
define void @smulh_v8i32(ptr %a, ptr %b) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: smulh_v8i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl8
|
|
; CHECK-NEXT: ld1w { z0.s }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1w { z1.s }, p0/z, [x1]
|
|
; CHECK-NEXT: smulh z0.s, p0/m, z0.s, z1.s
|
|
; CHECK-NEXT: st1w { z0.s }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <8 x i32>, ptr %a
|
|
%op2 = load <8 x i32>, ptr %b
|
|
%1 = sext <8 x i32> %op1 to <8 x i64>
|
|
%2 = sext <8 x i32> %op2 to <8 x i64>
|
|
%mul = mul <8 x i64> %1, %2
|
|
%shr = lshr <8 x i64> %mul, splat (i64 32)
|
|
%res = trunc <8 x i64> %shr to <8 x i32>
|
|
store <8 x i32> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @smulh_v16i32(ptr %a, ptr %b) #0 {
|
|
; VBITS_GE_256-LABEL: smulh_v16i32:
|
|
; VBITS_GE_256: // %bb.0:
|
|
; VBITS_GE_256-NEXT: ptrue p0.s, vl8
|
|
; VBITS_GE_256-NEXT: mov x8, #8 // =0x8
|
|
; VBITS_GE_256-NEXT: ld1w { z0.s }, p0/z, [x0, x8, lsl #2]
|
|
; VBITS_GE_256-NEXT: ld1w { z1.s }, p0/z, [x1, x8, lsl #2]
|
|
; VBITS_GE_256-NEXT: ld1w { z2.s }, p0/z, [x0]
|
|
; VBITS_GE_256-NEXT: ld1w { z3.s }, p0/z, [x1]
|
|
; VBITS_GE_256-NEXT: smulh z0.s, p0/m, z0.s, z1.s
|
|
; VBITS_GE_256-NEXT: smulh z2.s, p0/m, z2.s, z3.s
|
|
; VBITS_GE_256-NEXT: st1w { z0.s }, p0, [x0, x8, lsl #2]
|
|
; VBITS_GE_256-NEXT: st1w { z2.s }, p0, [x0]
|
|
; VBITS_GE_256-NEXT: ret
|
|
;
|
|
; VBITS_GE_512-LABEL: smulh_v16i32:
|
|
; VBITS_GE_512: // %bb.0:
|
|
; VBITS_GE_512-NEXT: ptrue p0.s, vl16
|
|
; VBITS_GE_512-NEXT: ld1w { z0.s }, p0/z, [x0]
|
|
; VBITS_GE_512-NEXT: ld1w { z1.s }, p0/z, [x1]
|
|
; VBITS_GE_512-NEXT: smulh z0.s, p0/m, z0.s, z1.s
|
|
; VBITS_GE_512-NEXT: st1w { z0.s }, p0, [x0]
|
|
; VBITS_GE_512-NEXT: ret
|
|
%op1 = load <16 x i32>, ptr %a
|
|
%op2 = load <16 x i32>, ptr %b
|
|
%1 = sext <16 x i32> %op1 to <16 x i64>
|
|
%2 = sext <16 x i32> %op2 to <16 x i64>
|
|
%mul = mul <16 x i64> %1, %2
|
|
%shr = lshr <16 x i64> %mul, splat (i64 32)
|
|
%res = trunc <16 x i64> %shr to <16 x i32>
|
|
store <16 x i32> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @smulh_v32i32(ptr %a, ptr %b) vscale_range(8,0) #0 {
|
|
; CHECK-LABEL: smulh_v32i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl32
|
|
; CHECK-NEXT: ld1w { z0.s }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1w { z1.s }, p0/z, [x1]
|
|
; CHECK-NEXT: smulh z0.s, p0/m, z0.s, z1.s
|
|
; CHECK-NEXT: st1w { z0.s }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <32 x i32>, ptr %a
|
|
%op2 = load <32 x i32>, ptr %b
|
|
%1 = sext <32 x i32> %op1 to <32 x i64>
|
|
%2 = sext <32 x i32> %op2 to <32 x i64>
|
|
%mul = mul <32 x i64> %1, %2
|
|
%shr = lshr <32 x i64> %mul, splat (i64 32)
|
|
%res = trunc <32 x i64> %shr to <32 x i32>
|
|
store <32 x i32> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @smulh_v64i32(ptr %a, ptr %b) vscale_range(16,0) #0 {
|
|
; CHECK-LABEL: smulh_v64i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl64
|
|
; CHECK-NEXT: ld1w { z0.s }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1w { z1.s }, p0/z, [x1]
|
|
; CHECK-NEXT: smulh z0.s, p0/m, z0.s, z1.s
|
|
; CHECK-NEXT: st1w { z0.s }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <64 x i32>, ptr %a
|
|
%op2 = load <64 x i32>, ptr %b
|
|
%1 = sext <64 x i32> %op1 to <64 x i64>
|
|
%2 = sext <64 x i32> %op2 to <64 x i64>
|
|
%mul = mul <64 x i64> %1, %2
|
|
%shr = lshr <64 x i64> %mul, splat (i64 32)
|
|
%res = trunc <64 x i64> %shr to <64 x i32>
|
|
store <64 x i32> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
; Vector i64 multiplications are not legal for NEON so use SVE when available.
|
|
define <1 x i64> @smulh_v1i64(<1 x i64> %op1, <1 x i64> %op2) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: smulh_v1i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl1
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $z1
|
|
; CHECK-NEXT: smulh z0.d, p0/m, z0.d, z1.d
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <1 x i64> %op1 to <1 x i128>
|
|
%2 = sext <1 x i64> %op2 to <1 x i128>
|
|
%mul = mul <1 x i128> %1, %2
|
|
%shr = lshr <1 x i128> %mul, splat (i128 64)
|
|
%res = trunc <1 x i128> %shr to <1 x i64>
|
|
ret <1 x i64> %res
|
|
}
|
|
|
|
; Vector i64 multiplications are not legal for NEON so use SVE when available.
|
|
define <2 x i64> @smulh_v2i64(<2 x i64> %op1, <2 x i64> %op2) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: smulh_v2i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl2
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: smulh z0.d, p0/m, z0.d, z1.d
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <2 x i64> %op1 to <2 x i128>
|
|
%2 = sext <2 x i64> %op2 to <2 x i128>
|
|
%mul = mul <2 x i128> %1, %2
|
|
%shr = lshr <2 x i128> %mul, splat (i128 64)
|
|
%res = trunc <2 x i128> %shr to <2 x i64>
|
|
ret <2 x i64> %res
|
|
}
|
|
|
|
define void @smulh_v4i64(ptr %a, ptr %b) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: smulh_v4i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl4
|
|
; CHECK-NEXT: ld1d { z0.d }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1d { z1.d }, p0/z, [x1]
|
|
; CHECK-NEXT: smulh z0.d, p0/m, z0.d, z1.d
|
|
; CHECK-NEXT: st1d { z0.d }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <4 x i64>, ptr %a
|
|
%op2 = load <4 x i64>, ptr %b
|
|
%1 = sext <4 x i64> %op1 to <4 x i128>
|
|
%2 = sext <4 x i64> %op2 to <4 x i128>
|
|
%mul = mul <4 x i128> %1, %2
|
|
%shr = lshr <4 x i128> %mul, splat (i128 64)
|
|
%res = trunc <4 x i128> %shr to <4 x i64>
|
|
store <4 x i64> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @smulh_v8i64(ptr %a, ptr %b) #0 {
|
|
; VBITS_GE_256-LABEL: smulh_v8i64:
|
|
; VBITS_GE_256: // %bb.0:
|
|
; VBITS_GE_256-NEXT: ptrue p0.d, vl4
|
|
; VBITS_GE_256-NEXT: mov x8, #4 // =0x4
|
|
; VBITS_GE_256-NEXT: ld1d { z0.d }, p0/z, [x0, x8, lsl #3]
|
|
; VBITS_GE_256-NEXT: ld1d { z1.d }, p0/z, [x1, x8, lsl #3]
|
|
; VBITS_GE_256-NEXT: ld1d { z2.d }, p0/z, [x0]
|
|
; VBITS_GE_256-NEXT: ld1d { z3.d }, p0/z, [x1]
|
|
; VBITS_GE_256-NEXT: smulh z0.d, p0/m, z0.d, z1.d
|
|
; VBITS_GE_256-NEXT: smulh z2.d, p0/m, z2.d, z3.d
|
|
; VBITS_GE_256-NEXT: st1d { z0.d }, p0, [x0, x8, lsl #3]
|
|
; VBITS_GE_256-NEXT: st1d { z2.d }, p0, [x0]
|
|
; VBITS_GE_256-NEXT: ret
|
|
;
|
|
; VBITS_GE_512-LABEL: smulh_v8i64:
|
|
; VBITS_GE_512: // %bb.0:
|
|
; VBITS_GE_512-NEXT: ptrue p0.d, vl8
|
|
; VBITS_GE_512-NEXT: ld1d { z0.d }, p0/z, [x0]
|
|
; VBITS_GE_512-NEXT: ld1d { z1.d }, p0/z, [x1]
|
|
; VBITS_GE_512-NEXT: smulh z0.d, p0/m, z0.d, z1.d
|
|
; VBITS_GE_512-NEXT: st1d { z0.d }, p0, [x0]
|
|
; VBITS_GE_512-NEXT: ret
|
|
%op1 = load <8 x i64>, ptr %a
|
|
%op2 = load <8 x i64>, ptr %b
|
|
%1 = sext <8 x i64> %op1 to <8 x i128>
|
|
%2 = sext <8 x i64> %op2 to <8 x i128>
|
|
%mul = mul <8 x i128> %1, %2
|
|
%shr = lshr <8 x i128> %mul, splat (i128 64)
|
|
%res = trunc <8 x i128> %shr to <8 x i64>
|
|
store <8 x i64> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @smulh_v16i64(ptr %a, ptr %b) vscale_range(8,0) #0 {
|
|
; CHECK-LABEL: smulh_v16i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl16
|
|
; CHECK-NEXT: ld1d { z0.d }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1d { z1.d }, p0/z, [x1]
|
|
; CHECK-NEXT: smulh z0.d, p0/m, z0.d, z1.d
|
|
; CHECK-NEXT: st1d { z0.d }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <16 x i64>, ptr %a
|
|
%op2 = load <16 x i64>, ptr %b
|
|
%1 = sext <16 x i64> %op1 to <16 x i128>
|
|
%2 = sext <16 x i64> %op2 to <16 x i128>
|
|
%mul = mul <16 x i128> %1, %2
|
|
%shr = lshr <16 x i128> %mul, splat (i128 64)
|
|
%res = trunc <16 x i128> %shr to <16 x i64>
|
|
store <16 x i64> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @smulh_v32i64(ptr %a, ptr %b) vscale_range(16,0) #0 {
|
|
; CHECK-LABEL: smulh_v32i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl32
|
|
; CHECK-NEXT: ld1d { z0.d }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1d { z1.d }, p0/z, [x1]
|
|
; CHECK-NEXT: smulh z0.d, p0/m, z0.d, z1.d
|
|
; CHECK-NEXT: st1d { z0.d }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <32 x i64>, ptr %a
|
|
%op2 = load <32 x i64>, ptr %b
|
|
%1 = sext <32 x i64> %op1 to <32 x i128>
|
|
%2 = sext <32 x i64> %op2 to <32 x i128>
|
|
%mul = mul <32 x i128> %1, %2
|
|
%shr = lshr <32 x i128> %mul, splat (i128 64)
|
|
%res = trunc <32 x i128> %shr to <32 x i64>
|
|
store <32 x i64> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
;
|
|
; UMULH
|
|
;
|
|
|
|
; Don't use SVE for 64-bit vectors.
|
|
; FIXME: The codegen for the >=256 bits case can be improved.
|
|
define <8 x i8> @umulh_v8i8(<8 x i8> %op1, <8 x i8> %op2) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: umulh_v8i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b, vl8
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $z1
|
|
; CHECK-NEXT: umulh z0.b, p0/m, z0.b, z1.b
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <8 x i8> %op1 to <8 x i16>
|
|
%2 = zext <8 x i8> %op2 to <8 x i16>
|
|
%mul = mul <8 x i16> %1, %2
|
|
%shr = lshr <8 x i16> %mul, splat (i16 8)
|
|
%res = trunc <8 x i16> %shr to <8 x i8>
|
|
ret <8 x i8> %res
|
|
}
|
|
|
|
; Don't use SVE for 128-bit vectors.
|
|
define <16 x i8> @umulh_v16i8(<16 x i8> %op1, <16 x i8> %op2) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: umulh_v16i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b, vl16
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: umulh z0.b, p0/m, z0.b, z1.b
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <16 x i8> %op1 to <16 x i16>
|
|
%2 = zext <16 x i8> %op2 to <16 x i16>
|
|
%mul = mul <16 x i16> %1, %2
|
|
%shr = lshr <16 x i16> %mul, splat (i16 8)
|
|
%res = trunc <16 x i16> %shr to <16 x i8>
|
|
ret <16 x i8> %res
|
|
}
|
|
|
|
define void @umulh_v32i8(ptr %a, ptr %b) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: umulh_v32i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b, vl32
|
|
; CHECK-NEXT: ld1b { z0.b }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1b { z1.b }, p0/z, [x1]
|
|
; CHECK-NEXT: umulh z0.b, p0/m, z0.b, z1.b
|
|
; CHECK-NEXT: st1b { z0.b }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <32 x i8>, ptr %a
|
|
%op2 = load <32 x i8>, ptr %b
|
|
%1 = zext <32 x i8> %op1 to <32 x i16>
|
|
%2 = zext <32 x i8> %op2 to <32 x i16>
|
|
%mul = mul <32 x i16> %1, %2
|
|
%shr = lshr <32 x i16> %mul, splat (i16 8)
|
|
%res = trunc <32 x i16> %shr to <32 x i8>
|
|
store <32 x i8> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @umulh_v64i8(ptr %a, ptr %b) #0 {
|
|
; VBITS_GE_256-LABEL: umulh_v64i8:
|
|
; VBITS_GE_256: // %bb.0:
|
|
; VBITS_GE_256-NEXT: ptrue p0.b, vl32
|
|
; VBITS_GE_256-NEXT: mov w8, #32 // =0x20
|
|
; VBITS_GE_256-NEXT: ld1b { z0.b }, p0/z, [x0, x8]
|
|
; VBITS_GE_256-NEXT: ld1b { z1.b }, p0/z, [x1, x8]
|
|
; VBITS_GE_256-NEXT: ld1b { z2.b }, p0/z, [x0]
|
|
; VBITS_GE_256-NEXT: ld1b { z3.b }, p0/z, [x1]
|
|
; VBITS_GE_256-NEXT: umulh z0.b, p0/m, z0.b, z1.b
|
|
; VBITS_GE_256-NEXT: umulh z2.b, p0/m, z2.b, z3.b
|
|
; VBITS_GE_256-NEXT: st1b { z0.b }, p0, [x0, x8]
|
|
; VBITS_GE_256-NEXT: st1b { z2.b }, p0, [x0]
|
|
; VBITS_GE_256-NEXT: ret
|
|
;
|
|
; VBITS_GE_512-LABEL: umulh_v64i8:
|
|
; VBITS_GE_512: // %bb.0:
|
|
; VBITS_GE_512-NEXT: ptrue p0.b, vl64
|
|
; VBITS_GE_512-NEXT: ld1b { z0.b }, p0/z, [x0]
|
|
; VBITS_GE_512-NEXT: ld1b { z1.b }, p0/z, [x1]
|
|
; VBITS_GE_512-NEXT: umulh z0.b, p0/m, z0.b, z1.b
|
|
; VBITS_GE_512-NEXT: st1b { z0.b }, p0, [x0]
|
|
; VBITS_GE_512-NEXT: ret
|
|
%op1 = load <64 x i8>, ptr %a
|
|
%op2 = load <64 x i8>, ptr %b
|
|
%1 = zext <64 x i8> %op1 to <64 x i16>
|
|
%2 = zext <64 x i8> %op2 to <64 x i16>
|
|
%mul = mul <64 x i16> %1, %2
|
|
%shr = lshr <64 x i16> %mul, splat (i16 8)
|
|
%res = trunc <64 x i16> %shr to <64 x i8>
|
|
store <64 x i8> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @umulh_v128i8(ptr %a, ptr %b) vscale_range(8,0) #0 {
|
|
; CHECK-LABEL: umulh_v128i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b, vl128
|
|
; CHECK-NEXT: ld1b { z0.b }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1b { z1.b }, p0/z, [x1]
|
|
; CHECK-NEXT: umulh z0.b, p0/m, z0.b, z1.b
|
|
; CHECK-NEXT: st1b { z0.b }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <128 x i8>, ptr %a
|
|
%op2 = load <128 x i8>, ptr %b
|
|
%1 = zext <128 x i8> %op1 to <128 x i16>
|
|
%2 = zext <128 x i8> %op2 to <128 x i16>
|
|
%mul = mul <128 x i16> %1, %2
|
|
%shr = lshr <128 x i16> %mul, splat (i16 8)
|
|
%res = trunc <128 x i16> %shr to <128 x i8>
|
|
store <128 x i8> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @umulh_v256i8(ptr %a, ptr %b) vscale_range(16,0) #0 {
|
|
; CHECK-LABEL: umulh_v256i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b, vl256
|
|
; CHECK-NEXT: ld1b { z0.b }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1b { z1.b }, p0/z, [x1]
|
|
; CHECK-NEXT: umulh z0.b, p0/m, z0.b, z1.b
|
|
; CHECK-NEXT: st1b { z0.b }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <256 x i8>, ptr %a
|
|
%op2 = load <256 x i8>, ptr %b
|
|
%1 = zext <256 x i8> %op1 to <256 x i16>
|
|
%2 = zext <256 x i8> %op2 to <256 x i16>
|
|
%mul = mul <256 x i16> %1, %2
|
|
%shr = lshr <256 x i16> %mul, splat (i16 8)
|
|
%res = trunc <256 x i16> %shr to <256 x i8>
|
|
store <256 x i8> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
; Don't use SVE for 64-bit vectors.
|
|
; FIXME: The codegen for the >=256 bits case can be improved.
|
|
define <4 x i16> @umulh_v4i16(<4 x i16> %op1, <4 x i16> %op2) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: umulh_v4i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h, vl4
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $z1
|
|
; CHECK-NEXT: umulh z0.h, p0/m, z0.h, z1.h
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <4 x i16> %op1 to <4 x i32>
|
|
%2 = zext <4 x i16> %op2 to <4 x i32>
|
|
%mul = mul <4 x i32> %1, %2
|
|
%shr = lshr <4 x i32> %mul, splat (i32 16)
|
|
%res = trunc <4 x i32> %shr to <4 x i16>
|
|
ret <4 x i16> %res
|
|
}
|
|
|
|
; Don't use SVE for 128-bit vectors.
|
|
define <8 x i16> @umulh_v8i16(<8 x i16> %op1, <8 x i16> %op2) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: umulh_v8i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h, vl8
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: umulh z0.h, p0/m, z0.h, z1.h
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <8 x i16> %op1 to <8 x i32>
|
|
%2 = zext <8 x i16> %op2 to <8 x i32>
|
|
%mul = mul <8 x i32> %1, %2
|
|
%shr = lshr <8 x i32> %mul, splat (i32 16)
|
|
%res = trunc <8 x i32> %shr to <8 x i16>
|
|
ret <8 x i16> %res
|
|
}
|
|
|
|
define void @umulh_v16i16(ptr %a, ptr %b) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: umulh_v16i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h, vl16
|
|
; CHECK-NEXT: ld1h { z0.h }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1h { z1.h }, p0/z, [x1]
|
|
; CHECK-NEXT: umulh z0.h, p0/m, z0.h, z1.h
|
|
; CHECK-NEXT: st1h { z0.h }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <16 x i16>, ptr %a
|
|
%op2 = load <16 x i16>, ptr %b
|
|
%1 = zext <16 x i16> %op1 to <16 x i32>
|
|
%2 = zext <16 x i16> %op2 to <16 x i32>
|
|
%mul = mul <16 x i32> %1, %2
|
|
%shr = lshr <16 x i32> %mul, splat (i32 16)
|
|
%res = trunc <16 x i32> %shr to <16 x i16>
|
|
store <16 x i16> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @umulh_v32i16(ptr %a, ptr %b) #0 {
|
|
; VBITS_GE_256-LABEL: umulh_v32i16:
|
|
; VBITS_GE_256: // %bb.0:
|
|
; VBITS_GE_256-NEXT: ptrue p0.h, vl16
|
|
; VBITS_GE_256-NEXT: mov x8, #16 // =0x10
|
|
; VBITS_GE_256-NEXT: ld1h { z0.h }, p0/z, [x0, x8, lsl #1]
|
|
; VBITS_GE_256-NEXT: ld1h { z1.h }, p0/z, [x1, x8, lsl #1]
|
|
; VBITS_GE_256-NEXT: ld1h { z2.h }, p0/z, [x0]
|
|
; VBITS_GE_256-NEXT: ld1h { z3.h }, p0/z, [x1]
|
|
; VBITS_GE_256-NEXT: umulh z0.h, p0/m, z0.h, z1.h
|
|
; VBITS_GE_256-NEXT: umulh z2.h, p0/m, z2.h, z3.h
|
|
; VBITS_GE_256-NEXT: st1h { z0.h }, p0, [x0, x8, lsl #1]
|
|
; VBITS_GE_256-NEXT: st1h { z2.h }, p0, [x0]
|
|
; VBITS_GE_256-NEXT: ret
|
|
;
|
|
; VBITS_GE_512-LABEL: umulh_v32i16:
|
|
; VBITS_GE_512: // %bb.0:
|
|
; VBITS_GE_512-NEXT: ptrue p0.h, vl32
|
|
; VBITS_GE_512-NEXT: ld1h { z0.h }, p0/z, [x0]
|
|
; VBITS_GE_512-NEXT: ld1h { z1.h }, p0/z, [x1]
|
|
; VBITS_GE_512-NEXT: umulh z0.h, p0/m, z0.h, z1.h
|
|
; VBITS_GE_512-NEXT: st1h { z0.h }, p0, [x0]
|
|
; VBITS_GE_512-NEXT: ret
|
|
%op1 = load <32 x i16>, ptr %a
|
|
%op2 = load <32 x i16>, ptr %b
|
|
%1 = zext <32 x i16> %op1 to <32 x i32>
|
|
%2 = zext <32 x i16> %op2 to <32 x i32>
|
|
%mul = mul <32 x i32> %1, %2
|
|
%shr = lshr <32 x i32> %mul, splat (i32 16)
|
|
%res = trunc <32 x i32> %shr to <32 x i16>
|
|
store <32 x i16> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @umulh_v64i16(ptr %a, ptr %b) vscale_range(8,0) #0 {
|
|
; CHECK-LABEL: umulh_v64i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h, vl64
|
|
; CHECK-NEXT: ld1h { z0.h }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1h { z1.h }, p0/z, [x1]
|
|
; CHECK-NEXT: umulh z0.h, p0/m, z0.h, z1.h
|
|
; CHECK-NEXT: st1h { z0.h }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <64 x i16>, ptr %a
|
|
%op2 = load <64 x i16>, ptr %b
|
|
%1 = zext <64 x i16> %op1 to <64 x i32>
|
|
%2 = zext <64 x i16> %op2 to <64 x i32>
|
|
%mul = mul <64 x i32> %1, %2
|
|
%shr = lshr <64 x i32> %mul, splat (i32 16)
|
|
%res = trunc <64 x i32> %shr to <64 x i16>
|
|
store <64 x i16> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @umulh_v128i16(ptr %a, ptr %b) vscale_range(16,0) #0 {
|
|
; CHECK-LABEL: umulh_v128i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h, vl128
|
|
; CHECK-NEXT: ld1h { z0.h }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1h { z1.h }, p0/z, [x1]
|
|
; CHECK-NEXT: umulh z0.h, p0/m, z0.h, z1.h
|
|
; CHECK-NEXT: st1h { z0.h }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <128 x i16>, ptr %a
|
|
%op2 = load <128 x i16>, ptr %b
|
|
%1 = zext <128 x i16> %op1 to <128 x i32>
|
|
%2 = zext <128 x i16> %op2 to <128 x i32>
|
|
%mul = mul <128 x i32> %1, %2
|
|
%shr = lshr <128 x i32> %mul, splat (i32 16)
|
|
%res = trunc <128 x i32> %shr to <128 x i16>
|
|
store <128 x i16> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
; Vector i64 multiplications are not legal for NEON so use SVE when available.
|
|
define <2 x i32> @umulh_v2i32(<2 x i32> %op1, <2 x i32> %op2) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: umulh_v2i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl2
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $z1
|
|
; CHECK-NEXT: umulh z0.s, p0/m, z0.s, z1.s
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <2 x i32> %op1 to <2 x i64>
|
|
%2 = zext <2 x i32> %op2 to <2 x i64>
|
|
%mul = mul <2 x i64> %1, %2
|
|
%shr = lshr <2 x i64> %mul, splat (i64 32)
|
|
%res = trunc <2 x i64> %shr to <2 x i32>
|
|
ret <2 x i32> %res
|
|
}
|
|
|
|
; Don't use SVE for 128-bit vectors.
|
|
define <4 x i32> @umulh_v4i32(<4 x i32> %op1, <4 x i32> %op2) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: umulh_v4i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl4
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: umulh z0.s, p0/m, z0.s, z1.s
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <4 x i32> %op1 to <4 x i64>
|
|
%2 = zext <4 x i32> %op2 to <4 x i64>
|
|
%mul = mul <4 x i64> %1, %2
|
|
%shr = lshr <4 x i64> %mul, splat (i64 32)
|
|
%res = trunc <4 x i64> %shr to <4 x i32>
|
|
ret <4 x i32> %res
|
|
}
|
|
|
|
define void @umulh_v8i32(ptr %a, ptr %b) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: umulh_v8i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl8
|
|
; CHECK-NEXT: ld1w { z0.s }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1w { z1.s }, p0/z, [x1]
|
|
; CHECK-NEXT: umulh z0.s, p0/m, z0.s, z1.s
|
|
; CHECK-NEXT: st1w { z0.s }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <8 x i32>, ptr %a
|
|
%op2 = load <8 x i32>, ptr %b
|
|
%1 = zext <8 x i32> %op1 to <8 x i64>
|
|
%2 = zext <8 x i32> %op2 to <8 x i64>
|
|
%mul = mul <8 x i64> %1, %2
|
|
%shr = lshr <8 x i64> %mul, splat (i64 32)
|
|
%res = trunc <8 x i64> %shr to <8 x i32>
|
|
store <8 x i32> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @umulh_v16i32(ptr %a, ptr %b) #0 {
|
|
; VBITS_GE_256-LABEL: umulh_v16i32:
|
|
; VBITS_GE_256: // %bb.0:
|
|
; VBITS_GE_256-NEXT: ptrue p0.s, vl8
|
|
; VBITS_GE_256-NEXT: mov x8, #8 // =0x8
|
|
; VBITS_GE_256-NEXT: ld1w { z0.s }, p0/z, [x0, x8, lsl #2]
|
|
; VBITS_GE_256-NEXT: ld1w { z1.s }, p0/z, [x1, x8, lsl #2]
|
|
; VBITS_GE_256-NEXT: ld1w { z2.s }, p0/z, [x0]
|
|
; VBITS_GE_256-NEXT: ld1w { z3.s }, p0/z, [x1]
|
|
; VBITS_GE_256-NEXT: umulh z0.s, p0/m, z0.s, z1.s
|
|
; VBITS_GE_256-NEXT: umulh z2.s, p0/m, z2.s, z3.s
|
|
; VBITS_GE_256-NEXT: st1w { z0.s }, p0, [x0, x8, lsl #2]
|
|
; VBITS_GE_256-NEXT: st1w { z2.s }, p0, [x0]
|
|
; VBITS_GE_256-NEXT: ret
|
|
;
|
|
; VBITS_GE_512-LABEL: umulh_v16i32:
|
|
; VBITS_GE_512: // %bb.0:
|
|
; VBITS_GE_512-NEXT: ptrue p0.s, vl16
|
|
; VBITS_GE_512-NEXT: ld1w { z0.s }, p0/z, [x0]
|
|
; VBITS_GE_512-NEXT: ld1w { z1.s }, p0/z, [x1]
|
|
; VBITS_GE_512-NEXT: umulh z0.s, p0/m, z0.s, z1.s
|
|
; VBITS_GE_512-NEXT: st1w { z0.s }, p0, [x0]
|
|
; VBITS_GE_512-NEXT: ret
|
|
%op1 = load <16 x i32>, ptr %a
|
|
%op2 = load <16 x i32>, ptr %b
|
|
%1 = zext <16 x i32> %op1 to <16 x i64>
|
|
%2 = zext <16 x i32> %op2 to <16 x i64>
|
|
%mul = mul <16 x i64> %1, %2
|
|
%shr = lshr <16 x i64> %mul, splat (i64 32)
|
|
%res = trunc <16 x i64> %shr to <16 x i32>
|
|
store <16 x i32> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @umulh_v32i32(ptr %a, ptr %b) vscale_range(8,0) #0 {
|
|
; CHECK-LABEL: umulh_v32i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl32
|
|
; CHECK-NEXT: ld1w { z0.s }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1w { z1.s }, p0/z, [x1]
|
|
; CHECK-NEXT: umulh z0.s, p0/m, z0.s, z1.s
|
|
; CHECK-NEXT: st1w { z0.s }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <32 x i32>, ptr %a
|
|
%op2 = load <32 x i32>, ptr %b
|
|
%1 = zext <32 x i32> %op1 to <32 x i64>
|
|
%2 = zext <32 x i32> %op2 to <32 x i64>
|
|
%mul = mul <32 x i64> %1, %2
|
|
%shr = lshr <32 x i64> %mul, splat (i64 32)
|
|
%res = trunc <32 x i64> %shr to <32 x i32>
|
|
store <32 x i32> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @umulh_v64i32(ptr %a, ptr %b) vscale_range(16,0) #0 {
|
|
; CHECK-LABEL: umulh_v64i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl64
|
|
; CHECK-NEXT: ld1w { z0.s }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1w { z1.s }, p0/z, [x1]
|
|
; CHECK-NEXT: umulh z0.s, p0/m, z0.s, z1.s
|
|
; CHECK-NEXT: st1w { z0.s }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <64 x i32>, ptr %a
|
|
%op2 = load <64 x i32>, ptr %b
|
|
%1 = zext <64 x i32> %op1 to <64 x i64>
|
|
%2 = zext <64 x i32> %op2 to <64 x i64>
|
|
%mul = mul <64 x i64> %1, %2
|
|
%shr = lshr <64 x i64> %mul, splat (i64 32)
|
|
%res = trunc <64 x i64> %shr to <64 x i32>
|
|
store <64 x i32> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
; Vector i64 multiplications are not legal for NEON so use SVE when available.
|
|
define <1 x i64> @umulh_v1i64(<1 x i64> %op1, <1 x i64> %op2) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: umulh_v1i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl1
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $z1
|
|
; CHECK-NEXT: umulh z0.d, p0/m, z0.d, z1.d
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <1 x i64> %op1 to <1 x i128>
|
|
%2 = zext <1 x i64> %op2 to <1 x i128>
|
|
%mul = mul <1 x i128> %1, %2
|
|
%shr = lshr <1 x i128> %mul, splat (i128 64)
|
|
%res = trunc <1 x i128> %shr to <1 x i64>
|
|
ret <1 x i64> %res
|
|
}
|
|
|
|
; Vector i64 multiplications are not legal for NEON so use SVE when available.
|
|
define <2 x i64> @umulh_v2i64(<2 x i64> %op1, <2 x i64> %op2) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: umulh_v2i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl2
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: umulh z0.d, p0/m, z0.d, z1.d
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <2 x i64> %op1 to <2 x i128>
|
|
%2 = zext <2 x i64> %op2 to <2 x i128>
|
|
%mul = mul <2 x i128> %1, %2
|
|
%shr = lshr <2 x i128> %mul, splat (i128 64)
|
|
%res = trunc <2 x i128> %shr to <2 x i64>
|
|
ret <2 x i64> %res
|
|
}
|
|
|
|
define void @umulh_v4i64(ptr %a, ptr %b) vscale_range(2,0) #0 {
|
|
; CHECK-LABEL: umulh_v4i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl4
|
|
; CHECK-NEXT: ld1d { z0.d }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1d { z1.d }, p0/z, [x1]
|
|
; CHECK-NEXT: umulh z0.d, p0/m, z0.d, z1.d
|
|
; CHECK-NEXT: st1d { z0.d }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <4 x i64>, ptr %a
|
|
%op2 = load <4 x i64>, ptr %b
|
|
%1 = zext <4 x i64> %op1 to <4 x i128>
|
|
%2 = zext <4 x i64> %op2 to <4 x i128>
|
|
%mul = mul <4 x i128> %1, %2
|
|
%shr = lshr <4 x i128> %mul, splat (i128 64)
|
|
%res = trunc <4 x i128> %shr to <4 x i64>
|
|
store <4 x i64> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @umulh_v8i64(ptr %a, ptr %b) #0 {
|
|
; VBITS_GE_256-LABEL: umulh_v8i64:
|
|
; VBITS_GE_256: // %bb.0:
|
|
; VBITS_GE_256-NEXT: ptrue p0.d, vl4
|
|
; VBITS_GE_256-NEXT: mov x8, #4 // =0x4
|
|
; VBITS_GE_256-NEXT: ld1d { z0.d }, p0/z, [x0, x8, lsl #3]
|
|
; VBITS_GE_256-NEXT: ld1d { z1.d }, p0/z, [x1, x8, lsl #3]
|
|
; VBITS_GE_256-NEXT: ld1d { z2.d }, p0/z, [x0]
|
|
; VBITS_GE_256-NEXT: ld1d { z3.d }, p0/z, [x1]
|
|
; VBITS_GE_256-NEXT: umulh z0.d, p0/m, z0.d, z1.d
|
|
; VBITS_GE_256-NEXT: umulh z2.d, p0/m, z2.d, z3.d
|
|
; VBITS_GE_256-NEXT: st1d { z0.d }, p0, [x0, x8, lsl #3]
|
|
; VBITS_GE_256-NEXT: st1d { z2.d }, p0, [x0]
|
|
; VBITS_GE_256-NEXT: ret
|
|
;
|
|
; VBITS_GE_512-LABEL: umulh_v8i64:
|
|
; VBITS_GE_512: // %bb.0:
|
|
; VBITS_GE_512-NEXT: ptrue p0.d, vl8
|
|
; VBITS_GE_512-NEXT: ld1d { z0.d }, p0/z, [x0]
|
|
; VBITS_GE_512-NEXT: ld1d { z1.d }, p0/z, [x1]
|
|
; VBITS_GE_512-NEXT: umulh z0.d, p0/m, z0.d, z1.d
|
|
; VBITS_GE_512-NEXT: st1d { z0.d }, p0, [x0]
|
|
; VBITS_GE_512-NEXT: ret
|
|
%op1 = load <8 x i64>, ptr %a
|
|
%op2 = load <8 x i64>, ptr %b
|
|
%1 = zext <8 x i64> %op1 to <8 x i128>
|
|
%2 = zext <8 x i64> %op2 to <8 x i128>
|
|
%mul = mul <8 x i128> %1, %2
|
|
%shr = lshr <8 x i128> %mul, splat (i128 64)
|
|
%res = trunc <8 x i128> %shr to <8 x i64>
|
|
store <8 x i64> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @umulh_v16i64(ptr %a, ptr %b) vscale_range(8,0) #0 {
|
|
; CHECK-LABEL: umulh_v16i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl16
|
|
; CHECK-NEXT: ld1d { z0.d }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1d { z1.d }, p0/z, [x1]
|
|
; CHECK-NEXT: umulh z0.d, p0/m, z0.d, z1.d
|
|
; CHECK-NEXT: st1d { z0.d }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <16 x i64>, ptr %a
|
|
%op2 = load <16 x i64>, ptr %b
|
|
%1 = zext <16 x i64> %op1 to <16 x i128>
|
|
%2 = zext <16 x i64> %op2 to <16 x i128>
|
|
%mul = mul <16 x i128> %1, %2
|
|
%shr = lshr <16 x i128> %mul, splat (i128 64)
|
|
%res = trunc <16 x i128> %shr to <16 x i64>
|
|
store <16 x i64> %res, ptr %a
|
|
ret void
|
|
}
|
|
|
|
define void @umulh_v32i64(ptr %a, ptr %b) vscale_range(16,0) #0 {
|
|
; CHECK-LABEL: umulh_v32i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl32
|
|
; CHECK-NEXT: ld1d { z0.d }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1d { z1.d }, p0/z, [x1]
|
|
; CHECK-NEXT: umulh z0.d, p0/m, z0.d, z1.d
|
|
; CHECK-NEXT: st1d { z0.d }, p0, [x0]
|
|
; CHECK-NEXT: ret
|
|
%op1 = load <32 x i64>, ptr %a
|
|
%op2 = load <32 x i64>, ptr %b
|
|
%1 = zext <32 x i64> %op1 to <32 x i128>
|
|
%2 = zext <32 x i64> %op2 to <32 x i128>
|
|
%mul = mul <32 x i128> %1, %2
|
|
%shr = lshr <32 x i128> %mul, splat (i128 64)
|
|
%res = trunc <32 x i128> %shr to <32 x i64>
|
|
store <32 x i64> %res, ptr %a
|
|
ret void
|
|
}
|
|
attributes #0 = { "target-features"="+sve" }
|