derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
403 lines
14 KiB
LLVM
403 lines
14 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=aarch64-linux-gnu -mattr=+sve < %s | FileCheck %s
|
|
|
|
;
|
|
; SMULH
|
|
;
|
|
|
|
define <vscale x 16 x i8> @smulh_i8(<vscale x 16 x i8> %a, <vscale x 16 x i8> %b) {
|
|
; CHECK-LABEL: smulh_i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b
|
|
; CHECK-NEXT: smulh z0.b, p0/m, z0.b, z1.b
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <vscale x 16 x i8> %a to <vscale x 16 x i16>
|
|
%2 = sext <vscale x 16 x i8> %b to <vscale x 16 x i16>
|
|
%mul = mul <vscale x 16 x i16> %1, %2
|
|
%shr = lshr <vscale x 16 x i16> %mul, splat(i16 8)
|
|
%tr = trunc <vscale x 16 x i16> %shr to <vscale x 16 x i8>
|
|
ret <vscale x 16 x i8> %tr
|
|
}
|
|
|
|
define <vscale x 8 x i16> @smulh_i16(<vscale x 8 x i16> %a, <vscale x 8 x i16> %b) {
|
|
; CHECK-LABEL: smulh_i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h
|
|
; CHECK-NEXT: smulh z0.h, p0/m, z0.h, z1.h
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <vscale x 8 x i16> %a to <vscale x 8 x i32>
|
|
%2 = sext <vscale x 8 x i16> %b to <vscale x 8 x i32>
|
|
%mul = mul <vscale x 8 x i32> %1, %2
|
|
%shr = lshr <vscale x 8 x i32> %mul, splat(i32 16)
|
|
%tr = trunc <vscale x 8 x i32> %shr to <vscale x 8 x i16>
|
|
ret <vscale x 8 x i16> %tr
|
|
}
|
|
|
|
define <vscale x 4 x i32> @smulh_i32(<vscale x 4 x i32> %a, <vscale x 4 x i32> %b) {
|
|
; CHECK-LABEL: smulh_i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s
|
|
; CHECK-NEXT: smulh z0.s, p0/m, z0.s, z1.s
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <vscale x 4 x i32> %a to <vscale x 4 x i64>
|
|
%2 = sext <vscale x 4 x i32> %b to <vscale x 4 x i64>
|
|
%mul = mul <vscale x 4 x i64> %1, %2
|
|
%shr = lshr <vscale x 4 x i64> %mul, splat(i64 32)
|
|
%tr = trunc <vscale x 4 x i64> %shr to <vscale x 4 x i32>
|
|
ret <vscale x 4 x i32> %tr
|
|
}
|
|
|
|
define <vscale x 2 x i64> @smulh_i64(<vscale x 2 x i64> %a, <vscale x 2 x i64> %b) {
|
|
; CHECK-LABEL: smulh_i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d
|
|
; CHECK-NEXT: smulh z0.d, p0/m, z0.d, z1.d
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <vscale x 2 x i64> %a to <vscale x 2 x i128>
|
|
%2 = sext <vscale x 2 x i64> %b to <vscale x 2 x i128>
|
|
%mul = mul <vscale x 2 x i128> %1, %2
|
|
%shr = lshr <vscale x 2 x i128> %mul, splat(i128 64)
|
|
%tr = trunc <vscale x 2 x i128> %shr to <vscale x 2 x i64>
|
|
ret <vscale x 2 x i64> %tr
|
|
}
|
|
|
|
;
|
|
; UMULH
|
|
;
|
|
|
|
define <vscale x 16 x i8> @umulh_i8(<vscale x 16 x i8> %a, <vscale x 16 x i8> %b) {
|
|
; CHECK-LABEL: umulh_i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b
|
|
; CHECK-NEXT: umulh z0.b, p0/m, z0.b, z1.b
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <vscale x 16 x i8> %a to <vscale x 16 x i16>
|
|
%2 = zext <vscale x 16 x i8> %b to <vscale x 16 x i16>
|
|
%mul = mul <vscale x 16 x i16> %1, %2
|
|
%shr = lshr <vscale x 16 x i16> %mul, splat(i16 8)
|
|
%tr = trunc <vscale x 16 x i16> %shr to <vscale x 16 x i8>
|
|
ret <vscale x 16 x i8> %tr
|
|
}
|
|
|
|
define <vscale x 8 x i16> @umulh_i16(<vscale x 8 x i16> %a, <vscale x 8 x i16> %b) {
|
|
; CHECK-LABEL: umulh_i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h
|
|
; CHECK-NEXT: umulh z0.h, p0/m, z0.h, z1.h
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <vscale x 8 x i16> %a to <vscale x 8 x i32>
|
|
%2 = zext <vscale x 8 x i16> %b to <vscale x 8 x i32>
|
|
%mul = mul <vscale x 8 x i32> %1, %2
|
|
%shr = lshr <vscale x 8 x i32> %mul, splat(i32 16)
|
|
%tr = trunc <vscale x 8 x i32> %shr to <vscale x 8 x i16>
|
|
ret <vscale x 8 x i16> %tr
|
|
}
|
|
|
|
define <vscale x 4 x i32> @umulh_i32(<vscale x 4 x i32> %a, <vscale x 4 x i32> %b) {
|
|
; CHECK-LABEL: umulh_i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s
|
|
; CHECK-NEXT: umulh z0.s, p0/m, z0.s, z1.s
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <vscale x 4 x i32> %a to <vscale x 4 x i64>
|
|
%2 = zext <vscale x 4 x i32> %b to <vscale x 4 x i64>
|
|
%mul = mul <vscale x 4 x i64> %1, %2
|
|
%shr = lshr <vscale x 4 x i64> %mul, splat(i64 32)
|
|
%tr = trunc <vscale x 4 x i64> %shr to <vscale x 4 x i32>
|
|
ret <vscale x 4 x i32> %tr
|
|
}
|
|
|
|
define <vscale x 2 x i64> @umulh_i64(<vscale x 2 x i64> %a, <vscale x 2 x i64> %b) {
|
|
; CHECK-LABEL: umulh_i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d
|
|
; CHECK-NEXT: umulh z0.d, p0/m, z0.d, z1.d
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <vscale x 2 x i64> %a to <vscale x 2 x i128>
|
|
%2 = zext <vscale x 2 x i64> %b to <vscale x 2 x i128>
|
|
%mul = mul <vscale x 2 x i128> %1, %2
|
|
%shr = lshr <vscale x 2 x i128> %mul, splat(i128 64)
|
|
%tr = trunc <vscale x 2 x i128> %shr to <vscale x 2 x i64>
|
|
ret <vscale x 2 x i64> %tr
|
|
}
|
|
|
|
|
|
; Fixed-length 128bits
|
|
|
|
define <16 x i8> @smulh_v16i8(<16 x i8> %a, <16 x i8> %b) {
|
|
; CHECK-LABEL: smulh_v16i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b, vl16
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: smulh z0.b, p0/m, z0.b, z1.b
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <16 x i8> %a to <16 x i16>
|
|
%2 = sext <16 x i8> %b to <16 x i16>
|
|
%mul = mul <16 x i16> %1, %2
|
|
%shr = lshr <16 x i16> %mul, splat(i16 8)
|
|
%tr = trunc <16 x i16> %shr to <16 x i8>
|
|
ret <16 x i8> %tr
|
|
}
|
|
|
|
define <8 x i16> @smulh_v8i16(<8 x i16> %a, <8 x i16> %b) {
|
|
; CHECK-LABEL: smulh_v8i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h, vl8
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: smulh z0.h, p0/m, z0.h, z1.h
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <8 x i16> %a to <8 x i32>
|
|
%2 = sext <8 x i16> %b to <8 x i32>
|
|
%mul = mul <8 x i32> %1, %2
|
|
%shr = lshr <8 x i32> %mul, splat(i32 16)
|
|
%tr = trunc <8 x i32> %shr to <8 x i16>
|
|
ret <8 x i16> %tr
|
|
}
|
|
|
|
define <4 x i32> @smulh_v4i32(<4 x i32> %a, <4 x i32> %b) {
|
|
; CHECK-LABEL: smulh_v4i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl4
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: smulh z0.s, p0/m, z0.s, z1.s
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <4 x i32> %a to <4 x i64>
|
|
%2 = sext <4 x i32> %b to <4 x i64>
|
|
%mul = mul <4 x i64> %1, %2
|
|
%shr = lshr <4 x i64> %mul, splat(i64 32)
|
|
%tr = trunc <4 x i64> %shr to <4 x i32>
|
|
ret <4 x i32> %tr
|
|
}
|
|
|
|
define <2 x i64> @smulh_v2i64(<2 x i64> %a, <2 x i64> %b) {
|
|
; CHECK-LABEL: smulh_v2i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl2
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: smulh z0.d, p0/m, z0.d, z1.d
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <2 x i64> %a to <2 x i128>
|
|
%2 = sext <2 x i64> %b to <2 x i128>
|
|
%mul = mul <2 x i128> %1, %2
|
|
%shr = lshr <2 x i128> %mul, splat(i128 64)
|
|
%tr = trunc <2 x i128> %shr to <2 x i64>
|
|
ret <2 x i64> %tr
|
|
}
|
|
|
|
define <16 x i8> @umulh_v16i8(<16 x i8> %a, <16 x i8> %b) {
|
|
; CHECK-LABEL: umulh_v16i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b, vl16
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: umulh z0.b, p0/m, z0.b, z1.b
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <16 x i8> %a to <16 x i16>
|
|
%2 = zext <16 x i8> %b to <16 x i16>
|
|
%mul = mul <16 x i16> %1, %2
|
|
%shr = lshr <16 x i16> %mul, splat(i16 8)
|
|
%tr = trunc <16 x i16> %shr to <16 x i8>
|
|
ret <16 x i8> %tr
|
|
}
|
|
|
|
define <8 x i16> @umulh_v8i16(<8 x i16> %a, <8 x i16> %b) {
|
|
; CHECK-LABEL: umulh_v8i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h, vl8
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: umulh z0.h, p0/m, z0.h, z1.h
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <8 x i16> %a to <8 x i32>
|
|
%2 = zext <8 x i16> %b to <8 x i32>
|
|
%mul = mul <8 x i32> %1, %2
|
|
%shr = lshr <8 x i32> %mul, splat(i32 16)
|
|
%tr = trunc <8 x i32> %shr to <8 x i16>
|
|
ret <8 x i16> %tr
|
|
}
|
|
|
|
define <4 x i32> @umulh_v4i32(<4 x i32> %a, <4 x i32> %b) {
|
|
; CHECK-LABEL: umulh_v4i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl4
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: umulh z0.s, p0/m, z0.s, z1.s
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <4 x i32> %a to <4 x i64>
|
|
%2 = zext <4 x i32> %b to <4 x i64>
|
|
%mul = mul <4 x i64> %1, %2
|
|
%shr = lshr <4 x i64> %mul, splat(i64 32)
|
|
%tr = trunc <4 x i64> %shr to <4 x i32>
|
|
ret <4 x i32> %tr
|
|
}
|
|
|
|
define <2 x i64> @umulh_v2i64(<2 x i64> %a, <2 x i64> %b) {
|
|
; CHECK-LABEL: umulh_v2i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl2
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 def $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 def $z1
|
|
; CHECK-NEXT: umulh z0.d, p0/m, z0.d, z1.d
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <2 x i64> %a to <2 x i128>
|
|
%2 = zext <2 x i64> %b to <2 x i128>
|
|
%mul = mul <2 x i128> %1, %2
|
|
%shr = lshr <2 x i128> %mul, splat(i128 64)
|
|
%tr = trunc <2 x i128> %shr to <2 x i64>
|
|
ret <2 x i64> %tr
|
|
}
|
|
|
|
|
|
|
|
; Fixed-length 64bits
|
|
|
|
define <8 x i8> @smulh_v8i8(<8 x i8> %a, <8 x i8> %b) {
|
|
; CHECK-LABEL: smulh_v8i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b, vl8
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $z1
|
|
; CHECK-NEXT: smulh z0.b, p0/m, z0.b, z1.b
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <8 x i8> %a to <8 x i16>
|
|
%2 = sext <8 x i8> %b to <8 x i16>
|
|
%mul = mul <8 x i16> %1, %2
|
|
%shr = lshr <8 x i16> %mul, splat(i16 8)
|
|
%tr = trunc <8 x i16> %shr to <8 x i8>
|
|
ret <8 x i8> %tr
|
|
}
|
|
|
|
define <4 x i16> @smulh_v4i16(<4 x i16> %a, <4 x i16> %b) {
|
|
; CHECK-LABEL: smulh_v4i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h, vl4
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $z1
|
|
; CHECK-NEXT: smulh z0.h, p0/m, z0.h, z1.h
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <4 x i16> %a to <4 x i32>
|
|
%2 = sext <4 x i16> %b to <4 x i32>
|
|
%mul = mul <4 x i32> %1, %2
|
|
%shr = lshr <4 x i32> %mul, splat(i32 16)
|
|
%tr = trunc <4 x i32> %shr to <4 x i16>
|
|
ret <4 x i16> %tr
|
|
}
|
|
|
|
define <2 x i32> @smulh_v2i32(<2 x i32> %a, <2 x i32> %b) {
|
|
; CHECK-LABEL: smulh_v2i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl2
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $z1
|
|
; CHECK-NEXT: smulh z0.s, p0/m, z0.s, z1.s
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <2 x i32> %a to <2 x i64>
|
|
%2 = sext <2 x i32> %b to <2 x i64>
|
|
%mul = mul <2 x i64> %1, %2
|
|
%shr = lshr <2 x i64> %mul, splat(i64 32)
|
|
%tr = trunc <2 x i64> %shr to <2 x i32>
|
|
ret <2 x i32> %tr
|
|
}
|
|
|
|
define <1 x i64> @smulh_v1i64(<1 x i64> %a, <1 x i64> %b) {
|
|
; CHECK-LABEL: smulh_v1i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl1
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $z1
|
|
; CHECK-NEXT: smulh z0.d, p0/m, z0.d, z1.d
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = sext <1 x i64> %a to <1 x i128>
|
|
%2 = sext <1 x i64> %b to <1 x i128>
|
|
%mul = mul <1 x i128> %1, %2
|
|
%shr = lshr <1 x i128> %mul, splat(i128 64)
|
|
%tr = trunc <1 x i128> %shr to <1 x i64>
|
|
ret <1 x i64> %tr
|
|
}
|
|
|
|
define <8 x i8> @umulh_v8i8(<8 x i8> %a, <8 x i8> %b) {
|
|
; CHECK-LABEL: umulh_v8i8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b, vl8
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $z1
|
|
; CHECK-NEXT: umulh z0.b, p0/m, z0.b, z1.b
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <8 x i8> %a to <8 x i16>
|
|
%2 = zext <8 x i8> %b to <8 x i16>
|
|
%mul = mul <8 x i16> %1, %2
|
|
%shr = lshr <8 x i16> %mul, splat(i16 8)
|
|
%tr = trunc <8 x i16> %shr to <8 x i8>
|
|
ret <8 x i8> %tr
|
|
}
|
|
|
|
define <4 x i16> @umulh_v4i16(<4 x i16> %a, <4 x i16> %b) {
|
|
; CHECK-LABEL: umulh_v4i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h, vl4
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $z1
|
|
; CHECK-NEXT: umulh z0.h, p0/m, z0.h, z1.h
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <4 x i16> %a to <4 x i32>
|
|
%2 = zext <4 x i16> %b to <4 x i32>
|
|
%mul = mul <4 x i32> %1, %2
|
|
%shr = lshr <4 x i32> %mul, splat(i32 16)
|
|
%tr = trunc <4 x i32> %shr to <4 x i16>
|
|
ret <4 x i16> %tr
|
|
}
|
|
|
|
define <2 x i32> @umulh_v2i32(<2 x i32> %a, <2 x i32> %b) {
|
|
; CHECK-LABEL: umulh_v2i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl2
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $z1
|
|
; CHECK-NEXT: umulh z0.s, p0/m, z0.s, z1.s
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <2 x i32> %a to <2 x i64>
|
|
%2 = zext <2 x i32> %b to <2 x i64>
|
|
%mul = mul <2 x i64> %1, %2
|
|
%shr = lshr <2 x i64> %mul, splat(i64 32)
|
|
%tr = trunc <2 x i64> %shr to <2 x i32>
|
|
ret <2 x i32> %tr
|
|
}
|
|
|
|
define <1 x i64> @umulh_v1i64(<1 x i64> %a, <1 x i64> %b) {
|
|
; CHECK-LABEL: umulh_v1i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl1
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 def $z0
|
|
; CHECK-NEXT: // kill: def $d1 killed $d1 def $z1
|
|
; CHECK-NEXT: umulh z0.d, p0/m, z0.d, z1.d
|
|
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
%1 = zext <1 x i64> %a to <1 x i128>
|
|
%2 = zext <1 x i64> %b to <1 x i128>
|
|
%mul = mul <1 x i128> %1, %2
|
|
%shr = lshr <1 x i128> %mul, splat(i128 64)
|
|
%tr = trunc <1 x i128> %shr to <1 x i64>
|
|
ret <1 x i64> %tr
|
|
}
|
|
|