derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
624 lines
18 KiB
YAML
624 lines
18 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=fiji -run-pass=amdgpu-postlegalizer-combiner -verify-machineinstrs %s -o - | FileCheck %s
|
|
|
|
---
|
|
name: cvt_f32_ubyte0_lshr_0
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte0_lshr_0
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE0 %arg
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 0
|
|
%shift:_(s32) = G_LSHR %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE0 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte0_lshr_8
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte0_lshr_8
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %arg
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 8
|
|
%shift:_(s32) = G_LSHR %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE0 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte0_lshr_16
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte0_lshr_16
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE2 %arg
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 16
|
|
%shift:_(s32) = G_LSHR %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE0 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte0_lshr_24
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte0_lshr_24
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE3 %arg
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 24
|
|
%shift:_(s32) = G_LSHR %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE0 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte1_lshr_8
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte1_lshr_8
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE2 %arg
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 8
|
|
%shift:_(s32) = G_LSHR %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte1_lshr_16
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte1_lshr_16
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE3 %arg
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 16
|
|
%shift:_(s32) = G_LSHR %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte1_lshr_24
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte1_lshr_24
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %shiftamt:_(s32) = G_CONSTANT i32 24
|
|
; CHECK-NEXT: %shift:_(s32) = G_LSHR %arg, %shiftamt(s32)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %shift
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 24
|
|
%shift:_(s32) = G_LSHR %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte2_lshr_8
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte2_lshr_8
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE3 %arg
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 8
|
|
%shift:_(s32) = G_LSHR %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE2 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte2_lshr_16
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte2_lshr_16
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %shiftamt:_(s32) = G_CONSTANT i32 16
|
|
; CHECK-NEXT: %shift:_(s32) = G_LSHR %arg, %shiftamt(s32)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE2 %shift
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 16
|
|
%shift:_(s32) = G_LSHR %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE2 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte2_lshr_24
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte2_lshr_24
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %shiftamt:_(s32) = G_CONSTANT i32 24
|
|
; CHECK-NEXT: %shift:_(s32) = G_LSHR %arg, %shiftamt(s32)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE2 %shift
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 24
|
|
%shift:_(s32) = G_LSHR %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE2 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte3_lshr_8
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte3_lshr_8
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %shiftamt:_(s32) = G_CONSTANT i32 8
|
|
; CHECK-NEXT: %shift:_(s32) = G_LSHR %arg, %shiftamt(s32)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE3 %shift
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 8
|
|
%shift:_(s32) = G_LSHR %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE3 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte0_zext_lshr_8
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte0_zext_lshr_8
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %arg
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%trunc:_(s16) = G_TRUNC %arg
|
|
%shiftamt:_(s32) = G_CONSTANT i32 8
|
|
%shift:_(s16) = G_LSHR %trunc, %shiftamt
|
|
%zext:_(s32) = G_ZEXT %shift
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE0 %zext
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte0_zext_lshr_16
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte0_zext_lshr_16
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %shift:_(s16) = G_IMPLICIT_DEF
|
|
; CHECK-NEXT: %zext:_(s32) = G_ZEXT %shift(s16)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE0 %zext
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%trunc:_(s16) = G_TRUNC %arg
|
|
%shiftamt:_(s32) = G_CONSTANT i32 16
|
|
%shift:_(s16) = G_LSHR %trunc, %shiftamt
|
|
%zext:_(s32) = G_ZEXT %shift
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE0 %zext
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte0_zext_lshr_24
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte0_zext_lshr_24
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %shift:_(s16) = G_IMPLICIT_DEF
|
|
; CHECK-NEXT: %zext:_(s32) = G_ZEXT %shift(s16)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE0 %zext
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%trunc:_(s16) = G_TRUNC %arg
|
|
%shiftamt:_(s32) = G_CONSTANT i32 24
|
|
%shift:_(s16) = G_LSHR %trunc, %shiftamt
|
|
%zext:_(s32) = G_ZEXT %shift
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE0 %zext
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte1_zext_lshr_8
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte1_zext_lshr_8
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE2 %arg
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%trunc:_(s16) = G_TRUNC %arg
|
|
%shiftamt:_(s32) = G_CONSTANT i32 8
|
|
%shift:_(s16) = G_LSHR %trunc, %shiftamt
|
|
%zext:_(s32) = G_ZEXT %shift
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %zext
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte0_shl_8
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte0_shl_8
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %shiftamt:_(s32) = G_CONSTANT i32 8
|
|
; CHECK-NEXT: %shift:_(s32) = G_SHL %arg, %shiftamt(s32)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE0 %shift
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 8
|
|
%shift:_(s32) = G_SHL %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE0 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte1_shl_8
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte1_shl_8
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %shiftamt:_(s32) = G_CONSTANT i32 8
|
|
; CHECK-NEXT: %shift:_(s32) = G_SHL %arg, %shiftamt(s32)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %shift
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 8
|
|
%shift:_(s32) = G_SHL %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte2_shl_8
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte2_shl_8
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %arg
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 8
|
|
%shift:_(s32) = G_SHL %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE2 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte3_shl_8
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte3_shl_8
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE2 %arg
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 8
|
|
%shift:_(s32) = G_SHL %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE3 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte0_shl_16
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte0_shl_16
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %shiftamt:_(s32) = G_CONSTANT i32 16
|
|
; CHECK-NEXT: %shift:_(s32) = G_SHL %arg, %shiftamt(s32)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE0 %shift
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 16
|
|
%shift:_(s32) = G_SHL %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE0 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte1_shl_16
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte1_shl_16
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %shiftamt:_(s32) = G_CONSTANT i32 16
|
|
; CHECK-NEXT: %shift:_(s32) = G_SHL %arg, %shiftamt(s32)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %shift
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 16
|
|
%shift:_(s32) = G_SHL %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte2_shl_16
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte2_shl_16
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %shiftamt:_(s32) = G_CONSTANT i32 16
|
|
; CHECK-NEXT: %shift:_(s32) = G_SHL %arg, %shiftamt(s32)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE2 %shift
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 16
|
|
%shift:_(s32) = G_SHL %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE2 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte3_shl_16
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte3_shl_16
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %arg
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 16
|
|
%shift:_(s32) = G_SHL %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE3 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte0_shl_24
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte0_shl_24
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %shiftamt:_(s32) = G_CONSTANT i32 24
|
|
; CHECK-NEXT: %shift:_(s32) = G_SHL %arg, %shiftamt(s32)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE0 %shift
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 24
|
|
%shift:_(s32) = G_SHL %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE0 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte1_shl_24
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte1_shl_24
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %shiftamt:_(s32) = G_CONSTANT i32 24
|
|
; CHECK-NEXT: %shift:_(s32) = G_SHL %arg, %shiftamt(s32)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %shift
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 24
|
|
%shift:_(s32) = G_SHL %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte2_shl_24
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte2_shl_24
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %shiftamt:_(s32) = G_CONSTANT i32 24
|
|
; CHECK-NEXT: %shift:_(s32) = G_SHL %arg, %shiftamt(s32)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE2 %shift
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 24
|
|
%shift:_(s32) = G_SHL %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE2 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte3_shl_24
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte3_shl_24
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %shiftamt:_(s32) = G_CONSTANT i32 24
|
|
; CHECK-NEXT: %shift:_(s32) = G_SHL %arg, %shiftamt(s32)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE3 %shift
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 24
|
|
%shift:_(s32) = G_SHL %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE3 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
# Shift amount is wrong
|
|
---
|
|
name: cvt_f32_ubyte1_shl_7
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte1_shl_7
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %shiftamt:_(s32) = G_CONSTANT i32 7
|
|
; CHECK-NEXT: %shift:_(s32) = G_SHL %arg, %shiftamt(s32)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %shift
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 7
|
|
%shift:_(s32) = G_SHL %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE1 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|
|
|
|
---
|
|
name: cvt_f32_ubyte3_shl_17
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; CHECK-LABEL: name: cvt_f32_ubyte3_shl_17
|
|
; CHECK: liveins: $vgpr0
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %arg:_(s32) = COPY $vgpr0
|
|
; CHECK-NEXT: %shiftamt:_(s32) = G_CONSTANT i32 17
|
|
; CHECK-NEXT: %shift:_(s32) = G_SHL %arg, %shiftamt(s32)
|
|
; CHECK-NEXT: %result:_(s32) = G_AMDGPU_CVT_F32_UBYTE3 %shift
|
|
; CHECK-NEXT: $vgpr0 = COPY %result(s32)
|
|
%arg:_(s32) = COPY $vgpr0
|
|
%shiftamt:_(s32) = G_CONSTANT i32 17
|
|
%shift:_(s32) = G_SHL %arg, %shiftamt
|
|
%result:_(s32) = G_AMDGPU_CVT_F32_UBYTE3 %shift
|
|
$vgpr0 = COPY %result
|
|
...
|