derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
254 lines
11 KiB
LLVM
254 lines
11 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
|
|
; RUN: llc -global-isel=0 -mtriple=amdgcn -mcpu=gfx950 < %s | FileCheck -check-prefixes=GFX950,GFX950-SDAG %s
|
|
; RUN: llc -global-isel=1 -new-reg-bank-select -global-isel-abort=2 -mtriple=amdgcn -mcpu=gfx950 < %s | FileCheck -check-prefixes=GFX950,GFX950-GISEL %s
|
|
|
|
declare <2 x i32> @llvm.amdgcn.ds.read.tr4.b64.v2i32.p3(ptr addrspace(3))
|
|
declare <2 x i32> @llvm.amdgcn.ds.read.tr8.b64.v2i32.p3(ptr addrspace(3))
|
|
declare <3 x i32> @llvm.amdgcn.ds.read.tr6.b64.v3i32.p3(ptr addrspace(3))
|
|
declare <4 x i16> @llvm.amdgcn.ds.read.tr16.b64.v4i16.p3(ptr addrspace(3))
|
|
declare <4 x half> @llvm.amdgcn.ds.read.tr16.b64.v4f16.p3(ptr addrspace(3))
|
|
declare <4 x bfloat> @llvm.amdgcn.ds.read.tr16.b64.v4bf16.p3(ptr addrspace(3))
|
|
|
|
define amdgpu_ps void @ds_read_b64_tr_b4(ptr addrspace(3) %addr, ptr addrspace(1) %use) {
|
|
; GFX950-SDAG-LABEL: ds_read_b64_tr_b4:
|
|
; GFX950-SDAG: ; %bb.0: ; %entry
|
|
; GFX950-SDAG-NEXT: v_mov_b32_e32 v3, v2
|
|
; GFX950-SDAG-NEXT: v_mov_b32_e32 v2, v1
|
|
; GFX950-SDAG-NEXT: ds_read_b64_tr_b4 v[0:1], v0 offset:32
|
|
; GFX950-SDAG-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-SDAG-NEXT: global_store_dwordx2 v[2:3], v[0:1], off
|
|
; GFX950-SDAG-NEXT: s_endpgm
|
|
;
|
|
; GFX950-GISEL-LABEL: ds_read_b64_tr_b4:
|
|
; GFX950-GISEL: ; %bb.0: ; %entry
|
|
; GFX950-GISEL-NEXT: v_mov_b32_e32 v4, v1
|
|
; GFX950-GISEL-NEXT: ds_read_b64_tr_b4 v[0:1], v0 offset:32
|
|
; GFX950-GISEL-NEXT: v_mov_b32_e32 v5, v2
|
|
; GFX950-GISEL-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-GISEL-NEXT: global_store_dwordx2 v[4:5], v[0:1], off
|
|
; GFX950-GISEL-NEXT: s_endpgm
|
|
entry:
|
|
%gep = getelementptr i64, ptr addrspace(3) %addr, i32 4
|
|
%val = call <2 x i32> @llvm.amdgcn.ds.read.tr4.b64.v2i32.p3(ptr addrspace(3) %gep)
|
|
store <2 x i32> %val, ptr addrspace(1) %use
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_ps void @ds_read_b96_tr_b6(ptr addrspace(3) %addr, ptr addrspace(1) %use) {
|
|
; GFX950-SDAG-LABEL: ds_read_b96_tr_b6:
|
|
; GFX950-SDAG: ; %bb.0: ; %entry
|
|
; GFX950-SDAG-NEXT: ds_read_b96_tr_b6 v[4:6], v0 offset:32
|
|
; GFX950-SDAG-NEXT: v_mov_b32_e32 v3, v2
|
|
; GFX950-SDAG-NEXT: v_mov_b32_e32 v2, v1
|
|
; GFX950-SDAG-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-SDAG-NEXT: global_store_dwordx3 v[2:3], v[4:6], off
|
|
; GFX950-SDAG-NEXT: s_endpgm
|
|
;
|
|
; GFX950-GISEL-LABEL: ds_read_b96_tr_b6:
|
|
; GFX950-GISEL: ; %bb.0: ; %entry
|
|
; GFX950-GISEL-NEXT: v_mov_b32_e32 v4, v1
|
|
; GFX950-GISEL-NEXT: v_mov_b32_e32 v5, v2
|
|
; GFX950-GISEL-NEXT: ds_read_b96_tr_b6 v[0:2], v0 offset:32
|
|
; GFX950-GISEL-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-GISEL-NEXT: global_store_dwordx3 v[4:5], v[0:2], off
|
|
; GFX950-GISEL-NEXT: s_endpgm
|
|
entry:
|
|
%gep = getelementptr i64, ptr addrspace(3) %addr, i32 4
|
|
%val = call <3 x i32> @llvm.amdgcn.ds.read.tr6.b96.v3i32.p3(ptr addrspace(3) %gep)
|
|
store <3 x i32> %val, ptr addrspace(1) %use
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_ps void @ds_read_b64_tr_b8(ptr addrspace(3) %addr, ptr addrspace(1) %use) {
|
|
; GFX950-SDAG-LABEL: ds_read_b64_tr_b8:
|
|
; GFX950-SDAG: ; %bb.0: ; %entry
|
|
; GFX950-SDAG-NEXT: v_mov_b32_e32 v3, v2
|
|
; GFX950-SDAG-NEXT: v_mov_b32_e32 v2, v1
|
|
; GFX950-SDAG-NEXT: ds_read_b64_tr_b8 v[0:1], v0 offset:32
|
|
; GFX950-SDAG-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-SDAG-NEXT: global_store_dwordx2 v[2:3], v[0:1], off
|
|
; GFX950-SDAG-NEXT: s_endpgm
|
|
;
|
|
; GFX950-GISEL-LABEL: ds_read_b64_tr_b8:
|
|
; GFX950-GISEL: ; %bb.0: ; %entry
|
|
; GFX950-GISEL-NEXT: v_mov_b32_e32 v4, v1
|
|
; GFX950-GISEL-NEXT: ds_read_b64_tr_b8 v[0:1], v0 offset:32
|
|
; GFX950-GISEL-NEXT: v_mov_b32_e32 v5, v2
|
|
; GFX950-GISEL-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-GISEL-NEXT: global_store_dwordx2 v[4:5], v[0:1], off
|
|
; GFX950-GISEL-NEXT: s_endpgm
|
|
entry:
|
|
%gep = getelementptr i64, ptr addrspace(3) %addr, i32 4
|
|
%val = call <2 x i32> @llvm.amdgcn.ds.read.tr8.b64.v2i32.p3(ptr addrspace(3) %gep)
|
|
store <2 x i32> %val, ptr addrspace(1) %use
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_ps void @ds_read_b64_tr_b16(ptr addrspace(3) %addr, ptr addrspace(1) %use) {
|
|
; GFX950-SDAG-LABEL: ds_read_b64_tr_b16:
|
|
; GFX950-SDAG: ; %bb.0: ; %entry
|
|
; GFX950-SDAG-NEXT: v_mov_b32_e32 v3, v2
|
|
; GFX950-SDAG-NEXT: v_mov_b32_e32 v2, v1
|
|
; GFX950-SDAG-NEXT: ds_read_b64_tr_b16 v[0:1], v0 offset:32
|
|
; GFX950-SDAG-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-SDAG-NEXT: global_store_dwordx2 v[2:3], v[0:1], off
|
|
; GFX950-SDAG-NEXT: s_endpgm
|
|
;
|
|
; GFX950-GISEL-LABEL: ds_read_b64_tr_b16:
|
|
; GFX950-GISEL: ; %bb.0: ; %entry
|
|
; GFX950-GISEL-NEXT: v_mov_b32_e32 v4, v1
|
|
; GFX950-GISEL-NEXT: ds_read_b64_tr_b16 v[0:1], v0 offset:32
|
|
; GFX950-GISEL-NEXT: v_mov_b32_e32 v5, v2
|
|
; GFX950-GISEL-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-GISEL-NEXT: global_store_dwordx2 v[4:5], v[0:1], off
|
|
; GFX950-GISEL-NEXT: s_endpgm
|
|
entry:
|
|
%gep = getelementptr i64, ptr addrspace(3) %addr, i32 4
|
|
%val = call <4 x i16> @llvm.amdgcn.ds.read.tr16.b64.v4i16.p3(ptr addrspace(3) %gep)
|
|
store <4 x i16> %val, ptr addrspace(1) %use
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_ps void @ds_read_b64_tr_b16_v4f16(ptr addrspace(3) %addr, ptr addrspace(1) %use) {
|
|
; GFX950-SDAG-LABEL: ds_read_b64_tr_b16_v4f16:
|
|
; GFX950-SDAG: ; %bb.0: ; %entry
|
|
; GFX950-SDAG-NEXT: v_mov_b32_e32 v3, v2
|
|
; GFX950-SDAG-NEXT: v_mov_b32_e32 v2, v1
|
|
; GFX950-SDAG-NEXT: ds_read_b64_tr_b16 v[0:1], v0 offset:32
|
|
; GFX950-SDAG-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-SDAG-NEXT: global_store_dwordx2 v[2:3], v[0:1], off
|
|
; GFX950-SDAG-NEXT: s_endpgm
|
|
;
|
|
; GFX950-GISEL-LABEL: ds_read_b64_tr_b16_v4f16:
|
|
; GFX950-GISEL: ; %bb.0: ; %entry
|
|
; GFX950-GISEL-NEXT: v_mov_b32_e32 v4, v1
|
|
; GFX950-GISEL-NEXT: ds_read_b64_tr_b16 v[0:1], v0 offset:32
|
|
; GFX950-GISEL-NEXT: v_mov_b32_e32 v5, v2
|
|
; GFX950-GISEL-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-GISEL-NEXT: global_store_dwordx2 v[4:5], v[0:1], off
|
|
; GFX950-GISEL-NEXT: s_endpgm
|
|
entry:
|
|
%gep = getelementptr i64, ptr addrspace(3) %addr, i32 4
|
|
%val = call <4 x half> @llvm.amdgcn.ds.read.tr16.b64.v4f16.p3(ptr addrspace(3) %gep)
|
|
store <4 x half> %val, ptr addrspace(1) %use
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_ps void @ds_read_b64_tr_b16_v4bf16(ptr addrspace(3) %addr, ptr addrspace(1) %use) {
|
|
; GFX950-LABEL: ds_read_b64_tr_b16_v4bf16:
|
|
; GFX950: ; %bb.0: ; %entry
|
|
; GFX950-NEXT: v_mov_b32_e32 v3, v2
|
|
; GFX950-NEXT: v_mov_b32_e32 v2, v1
|
|
; GFX950-NEXT: ds_read_b64_tr_b16 v[0:1], v0 offset:32
|
|
; GFX950-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-NEXT: global_store_dwordx2 v[2:3], v[0:1], off
|
|
; GFX950-NEXT: s_endpgm
|
|
entry:
|
|
%gep = getelementptr i64, ptr addrspace(3) %addr, i32 4
|
|
%val = call <4 x bfloat> @llvm.amdgcn.ds.read.tr16.b64.v4bf16.p3(ptr addrspace(3) %gep)
|
|
store <4 x bfloat> %val, ptr addrspace(1) %use
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_ps void @ds_read_b64_tr_b4_s(ptr addrspace(3) inreg %addr, ptr addrspace(1) %use) {
|
|
; GFX950-LABEL: ds_read_b64_tr_b4_s:
|
|
; GFX950: ; %bb.0: ; %entry
|
|
; GFX950-NEXT: v_mov_b32_e32 v2, s0
|
|
; GFX950-NEXT: ds_read_b64_tr_b4 v[2:3], v2 offset:32
|
|
; GFX950-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-NEXT: global_store_dwordx2 v[0:1], v[2:3], off
|
|
; GFX950-NEXT: s_endpgm
|
|
entry:
|
|
%gep = getelementptr i64, ptr addrspace(3) %addr, i32 4
|
|
%val = call <2 x i32> @llvm.amdgcn.ds.read.tr4.b64.v2i32.p3(ptr addrspace(3) %gep)
|
|
store <2 x i32> %val, ptr addrspace(1) %use
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_ps void @ds_read_b96_tr_b6_s(ptr addrspace(3) inreg %addr, ptr addrspace(1) %use) {
|
|
; GFX950-LABEL: ds_read_b96_tr_b6_s:
|
|
; GFX950: ; %bb.0: ; %entry
|
|
; GFX950-NEXT: v_mov_b32_e32 v2, s0
|
|
; GFX950-NEXT: ds_read_b96_tr_b6 v[2:4], v2 offset:32
|
|
; GFX950-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-NEXT: global_store_dwordx3 v[0:1], v[2:4], off
|
|
; GFX950-NEXT: s_endpgm
|
|
entry:
|
|
%gep = getelementptr i64, ptr addrspace(3) %addr, i32 4
|
|
%val = call <3 x i32> @llvm.amdgcn.ds.read.tr6.b96.v3i32.p3(ptr addrspace(3) %gep)
|
|
store <3 x i32> %val, ptr addrspace(1) %use
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_ps void @ds_read_b64_tr_b8_s(ptr addrspace(3) inreg %addr, ptr addrspace(1) %use) {
|
|
; GFX950-LABEL: ds_read_b64_tr_b8_s:
|
|
; GFX950: ; %bb.0: ; %entry
|
|
; GFX950-NEXT: v_mov_b32_e32 v2, s0
|
|
; GFX950-NEXT: ds_read_b64_tr_b8 v[2:3], v2 offset:32
|
|
; GFX950-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-NEXT: global_store_dwordx2 v[0:1], v[2:3], off
|
|
; GFX950-NEXT: s_endpgm
|
|
entry:
|
|
%gep = getelementptr i64, ptr addrspace(3) %addr, i32 4
|
|
%val = call <2 x i32> @llvm.amdgcn.ds.read.tr8.b64.v2i32.p3(ptr addrspace(3) %gep)
|
|
store <2 x i32> %val, ptr addrspace(1) %use
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_ps void @ds_read_b64_tr_b16_s(ptr addrspace(3) inreg %addr, ptr addrspace(1) %use) {
|
|
; GFX950-LABEL: ds_read_b64_tr_b16_s:
|
|
; GFX950: ; %bb.0: ; %entry
|
|
; GFX950-NEXT: v_mov_b32_e32 v2, s0
|
|
; GFX950-NEXT: ds_read_b64_tr_b16 v[2:3], v2 offset:32
|
|
; GFX950-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-NEXT: global_store_dwordx2 v[0:1], v[2:3], off
|
|
; GFX950-NEXT: s_endpgm
|
|
entry:
|
|
%gep = getelementptr i64, ptr addrspace(3) %addr, i32 4
|
|
%val = call <4 x i16> @llvm.amdgcn.ds.read.tr16.b64.v4i16.p3(ptr addrspace(3) %gep)
|
|
store <4 x i16> %val, ptr addrspace(1) %use
|
|
ret void
|
|
}
|
|
|
|
; This is a special case that does not require aligned VGPRs. Make
|
|
; sure no copies are required for the unaligned ABI return value.
|
|
define { i32, <3 x i32> } @ds_read_b96_tr_b6_no_align2_requirement(ptr addrspace(3) %ptr) {
|
|
; GFX950-LABEL: ds_read_b96_tr_b6_no_align2_requirement:
|
|
; GFX950: ; %bb.0:
|
|
; GFX950-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
|
|
; GFX950-NEXT: ds_read_b96_tr_b6 v[2:4], v0 offset:32
|
|
; GFX950-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX950-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-NEXT: v_mov_b32_e32 v1, v2
|
|
; GFX950-NEXT: v_mov_b32_e32 v2, v3
|
|
; GFX950-NEXT: v_mov_b32_e32 v3, v4
|
|
; GFX950-NEXT: s_setpc_b64 s[30:31]
|
|
%gep = getelementptr i64, ptr addrspace(3) %ptr, i32 4
|
|
%val = call <3 x i32> @llvm.amdgcn.ds.read.tr6.b96.v3i32.p3(ptr addrspace(3) %gep)
|
|
%insert0 = insertvalue { i32, <3 x i32> } poison, i32 0, 0
|
|
%insert1 = insertvalue { i32, <3 x i32> } %insert0, <3 x i32> %val, 1
|
|
ret { i32, <3 x i32> } %insert1
|
|
}
|
|
|
|
define void @ds_read_b96_tr_b6_no_align2_requirement_agpr(ptr addrspace(3) %ptr) {
|
|
; GFX950-LABEL: ds_read_b96_tr_b6_no_align2_requirement_agpr:
|
|
; GFX950: ; %bb.0:
|
|
; GFX950-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
|
|
; GFX950-NEXT: ds_read_b96_tr_b6 v[0:2], v0 offset:32
|
|
; GFX950-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX950-NEXT: v_accvgpr_write_b32 a1, v0
|
|
; GFX950-NEXT: v_accvgpr_write_b32 a2, v1
|
|
; GFX950-NEXT: v_accvgpr_write_b32 a3, v2
|
|
; GFX950-NEXT: ;;#ASMSTART
|
|
; GFX950-NEXT: ; use a1 a2 a3
|
|
; GFX950-NEXT: ;;#ASMEND
|
|
; GFX950-NEXT: s_setpc_b64 s[30:31]
|
|
%gep = getelementptr i64, ptr addrspace(3) %ptr, i32 4
|
|
%val = call <3 x i32> @llvm.amdgcn.ds.read.tr6.b96.v3i32.p3(ptr addrspace(3) %gep)
|
|
%val0 = extractelement <3 x i32> %val, i32 0
|
|
%val1 = extractelement <3 x i32> %val, i32 1
|
|
%val2 = extractelement <3 x i32> %val, i32 2
|
|
call void asm sideeffect "; use $0 $1 $2", "{a1},{a2},{a3}"(i32 %val0, i32 %val1, i32 %val2)
|
|
ret void
|
|
}
|