Files
TheRock/compiler/amd-llvm/llvm/test/CodeGen/AMDGPU/v_ashr_pk.ll
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

184 lines
9.3 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
; RUN: llc -mtriple=amdgcn -mcpu=gfx950 < %s | FileCheck -check-prefixes=GFX950 %s
; RUN: llc -mtriple=amdgcn -mattr=+real-true16 -mcpu=gfx1250 < %s | FileCheck -check-prefixes=GFX1250-TRUE16 %s
; RUN: llc -mtriple=amdgcn -mattr=-real-true16 -mcpu=gfx1250 < %s | FileCheck -check-prefixes=GFX1250-FAKE16 %s
; RUN: llc -mtriple=amdgcn -mattr=+real-true16 -mcpu=gfx1310 < %s | FileCheck -check-prefixes=GFX1300-TRUE16 %s
; RUN: llc -mtriple=amdgcn -mattr=-real-true16 -mcpu=gfx1310 < %s | FileCheck -check-prefixes=GFX1300-FAKE16 %s
define amdgpu_kernel void @v_ashr_pk_i8_i32(ptr addrspace(1) %out, i32 %src0, i32 %src1, i32 %src2) #0 {
; GFX950-LABEL: v_ashr_pk_i8_i32:
; GFX950: ; %bb.0:
; GFX950-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x2c
; GFX950-NEXT: s_load_dwordx2 s[6:7], s[4:5], 0x24
; GFX950-NEXT: v_mov_b32_e32 v0, 0
; GFX950-NEXT: s_waitcnt lgkmcnt(0)
; GFX950-NEXT: s_and_b32 s2, s2, 31
; GFX950-NEXT: v_mov_b32_e32 v1, s1
; GFX950-NEXT: v_mov_b32_e32 v2, s2
; GFX950-NEXT: v_ashr_pk_i8_i32 v1, s0, v1, v2
; GFX950-NEXT: global_store_short v0, v1, s[6:7]
; GFX950-NEXT: s_endpgm
;
; GFX1250-TRUE16-LABEL: v_ashr_pk_i8_i32:
; GFX1250-TRUE16: ; %bb.0:
; GFX1250-TRUE16-NEXT: global_prefetch_b8 v0, s[0:1] scope:SCOPE_SE
; GFX1250-TRUE16-NEXT: v_nop
; GFX1250-TRUE16-NEXT: s_setreg_imm32_b32 hwreg(HW_REG_WAVE_MODE, 25, 1), 1 ; msbs: dst=0 src0=0 src1=0 src2=0
; GFX1250-TRUE16-NEXT: s_clause 0x1
; GFX1250-TRUE16-NEXT: s_load_b96 s[0:2], s[4:5], 0x2c nv
; GFX1250-TRUE16-NEXT: s_load_b64 s[6:7], s[4:5], 0x24 nv
; GFX1250-TRUE16-NEXT: v_mov_b32_e32 v1, 0
; GFX1250-TRUE16-NEXT: s_wait_kmcnt 0x0
; GFX1250-TRUE16-NEXT: s_and_b32 s2, s2, 31
; GFX1250-TRUE16-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; GFX1250-TRUE16-NEXT: v_mov_b32_e32 v0, s2
; GFX1250-TRUE16-NEXT: v_ashr_pk_i8_i32 v0.l, s0, s1, v0
; GFX1250-TRUE16-NEXT: global_store_b16 v1, v0, s[6:7]
; GFX1250-TRUE16-NEXT: s_endpgm
;
; GFX1250-FAKE16-LABEL: v_ashr_pk_i8_i32:
; GFX1250-FAKE16: ; %bb.0:
; GFX1250-FAKE16-NEXT: global_prefetch_b8 v0, s[0:1] scope:SCOPE_SE
; GFX1250-FAKE16-NEXT: v_nop
; GFX1250-FAKE16-NEXT: s_setreg_imm32_b32 hwreg(HW_REG_WAVE_MODE, 25, 1), 1 ; msbs: dst=0 src0=0 src1=0 src2=0
; GFX1250-FAKE16-NEXT: s_clause 0x1
; GFX1250-FAKE16-NEXT: s_load_b96 s[0:2], s[4:5], 0x2c nv
; GFX1250-FAKE16-NEXT: s_load_b64 s[6:7], s[4:5], 0x24 nv
; GFX1250-FAKE16-NEXT: v_mov_b32_e32 v1, 0
; GFX1250-FAKE16-NEXT: s_wait_kmcnt 0x0
; GFX1250-FAKE16-NEXT: s_and_b32 s2, s2, 31
; GFX1250-FAKE16-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; GFX1250-FAKE16-NEXT: v_mov_b32_e32 v0, s2
; GFX1250-FAKE16-NEXT: v_ashr_pk_i8_i32 v0, s0, s1, v0
; GFX1250-FAKE16-NEXT: global_store_b16 v1, v0, s[6:7]
; GFX1250-FAKE16-NEXT: s_endpgm
;
; GFX1300-TRUE16-LABEL: v_ashr_pk_i8_i32:
; GFX1300-TRUE16: ; %bb.0:
; GFX1300-TRUE16-NEXT: s_clause 0x1
; GFX1300-TRUE16-NEXT: s_load_b96 s[0:2], s[4:5], 0x2c nv
; GFX1300-TRUE16-NEXT: s_load_b64 s[4:5], s[4:5], 0x24 nv
; GFX1300-TRUE16-NEXT: v_mov_b32_e32 v1, 0
; GFX1300-TRUE16-NEXT: s_wait_kmcnt 0x0
; GFX1300-TRUE16-NEXT: s_and_b32 s2, s2, 31
; GFX1300-TRUE16-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; GFX1300-TRUE16-NEXT: v_mov_b32_e32 v0, s2
; GFX1300-TRUE16-NEXT: v_ashr_pk_i8_i32 v0.l, s0, s1, v0
; GFX1300-TRUE16-NEXT: global_store_b16 v1, v0, s[4:5]
; GFX1300-TRUE16-NEXT: s_endpgm
;
; GFX1300-FAKE16-LABEL: v_ashr_pk_i8_i32:
; GFX1300-FAKE16: ; %bb.0:
; GFX1300-FAKE16-NEXT: s_clause 0x1
; GFX1300-FAKE16-NEXT: s_load_b96 s[0:2], s[4:5], 0x2c nv
; GFX1300-FAKE16-NEXT: s_load_b64 s[4:5], s[4:5], 0x24 nv
; GFX1300-FAKE16-NEXT: v_mov_b32_e32 v1, 0
; GFX1300-FAKE16-NEXT: s_wait_kmcnt 0x0
; GFX1300-FAKE16-NEXT: s_and_b32 s2, s2, 31
; GFX1300-FAKE16-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; GFX1300-FAKE16-NEXT: v_mov_b32_e32 v0, s2
; GFX1300-FAKE16-NEXT: v_ashr_pk_i8_i32 v0, s0, s1, v0
; GFX1300-FAKE16-NEXT: global_store_b16 v1, v0, s[4:5]
; GFX1300-FAKE16-NEXT: s_endpgm
%insert.0 = insertelement <2 x i32> poison, i32 %src0, i64 0
%build_vector = insertelement <2 x i32> %insert.0, i32 %src1, i64 1
%src2.clamp = and i32 %src2, 31
%insert.1 = insertelement <2 x i32> poison, i32 %src2.clamp, i64 0
%src2.broadcast = shufflevector <2 x i32> %insert.1, <2 x i32> poison, <2 x i32> zeroinitializer
%ashr = ashr <2 x i32> %build_vector, %src2.broadcast
%sat.low = tail call <2 x i32> @llvm.smax.v2i32(<2 x i32> %ashr, <2 x i32> <i32 -128, i32 -128>)
%sat.hi = tail call <2 x i32> @llvm.smin.v2i32(<2 x i32> %sat.low, <2 x i32> <i32 127, i32 127>)
%trunc = trunc nsw <2 x i32> %sat.hi to <2 x i8>
%ret = bitcast <2 x i8> %trunc to i16
store i16 %ret, ptr addrspace(1) %out
ret void
}
define amdgpu_kernel void @v_ashr_pk_u8_i32(ptr addrspace(1) %out, i32 %src0, i32 %src1, i32 %src2) #0 {
; GFX950-LABEL: v_ashr_pk_u8_i32:
; GFX950: ; %bb.0:
; GFX950-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x2c
; GFX950-NEXT: s_load_dwordx2 s[6:7], s[4:5], 0x24
; GFX950-NEXT: v_mov_b32_e32 v0, 0
; GFX950-NEXT: s_waitcnt lgkmcnt(0)
; GFX950-NEXT: s_and_b32 s2, s2, 31
; GFX950-NEXT: v_mov_b32_e32 v1, s1
; GFX950-NEXT: v_mov_b32_e32 v2, s2
; GFX950-NEXT: v_ashr_pk_u8_i32 v1, s0, v1, v2
; GFX950-NEXT: global_store_short v0, v1, s[6:7]
; GFX950-NEXT: s_endpgm
;
; GFX1250-TRUE16-LABEL: v_ashr_pk_u8_i32:
; GFX1250-TRUE16: ; %bb.0:
; GFX1250-TRUE16-NEXT: global_prefetch_b8 v0, s[0:1] scope:SCOPE_SE
; GFX1250-TRUE16-NEXT: v_nop
; GFX1250-TRUE16-NEXT: s_setreg_imm32_b32 hwreg(HW_REG_WAVE_MODE, 25, 1), 1 ; msbs: dst=0 src0=0 src1=0 src2=0
; GFX1250-TRUE16-NEXT: s_clause 0x1
; GFX1250-TRUE16-NEXT: s_load_b96 s[0:2], s[4:5], 0x2c nv
; GFX1250-TRUE16-NEXT: s_load_b64 s[6:7], s[4:5], 0x24 nv
; GFX1250-TRUE16-NEXT: v_mov_b32_e32 v1, 0
; GFX1250-TRUE16-NEXT: s_wait_kmcnt 0x0
; GFX1250-TRUE16-NEXT: s_and_b32 s2, s2, 31
; GFX1250-TRUE16-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; GFX1250-TRUE16-NEXT: v_mov_b32_e32 v0, s2
; GFX1250-TRUE16-NEXT: v_ashr_pk_u8_i32 v0.l, s0, s1, v0
; GFX1250-TRUE16-NEXT: global_store_b16 v1, v0, s[6:7]
; GFX1250-TRUE16-NEXT: s_endpgm
;
; GFX1250-FAKE16-LABEL: v_ashr_pk_u8_i32:
; GFX1250-FAKE16: ; %bb.0:
; GFX1250-FAKE16-NEXT: global_prefetch_b8 v0, s[0:1] scope:SCOPE_SE
; GFX1250-FAKE16-NEXT: v_nop
; GFX1250-FAKE16-NEXT: s_setreg_imm32_b32 hwreg(HW_REG_WAVE_MODE, 25, 1), 1 ; msbs: dst=0 src0=0 src1=0 src2=0
; GFX1250-FAKE16-NEXT: s_clause 0x1
; GFX1250-FAKE16-NEXT: s_load_b96 s[0:2], s[4:5], 0x2c nv
; GFX1250-FAKE16-NEXT: s_load_b64 s[6:7], s[4:5], 0x24 nv
; GFX1250-FAKE16-NEXT: v_mov_b32_e32 v1, 0
; GFX1250-FAKE16-NEXT: s_wait_kmcnt 0x0
; GFX1250-FAKE16-NEXT: s_and_b32 s2, s2, 31
; GFX1250-FAKE16-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; GFX1250-FAKE16-NEXT: v_mov_b32_e32 v0, s2
; GFX1250-FAKE16-NEXT: v_ashr_pk_u8_i32 v0, s0, s1, v0
; GFX1250-FAKE16-NEXT: global_store_b16 v1, v0, s[6:7]
; GFX1250-FAKE16-NEXT: s_endpgm
;
; GFX1300-TRUE16-LABEL: v_ashr_pk_u8_i32:
; GFX1300-TRUE16: ; %bb.0:
; GFX1300-TRUE16-NEXT: s_clause 0x1
; GFX1300-TRUE16-NEXT: s_load_b96 s[0:2], s[4:5], 0x2c nv
; GFX1300-TRUE16-NEXT: s_load_b64 s[4:5], s[4:5], 0x24 nv
; GFX1300-TRUE16-NEXT: v_mov_b32_e32 v1, 0
; GFX1300-TRUE16-NEXT: s_wait_kmcnt 0x0
; GFX1300-TRUE16-NEXT: s_and_b32 s2, s2, 31
; GFX1300-TRUE16-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; GFX1300-TRUE16-NEXT: v_mov_b32_e32 v0, s2
; GFX1300-TRUE16-NEXT: v_ashr_pk_u8_i32 v0.l, s0, s1, v0
; GFX1300-TRUE16-NEXT: global_store_b16 v1, v0, s[4:5]
; GFX1300-TRUE16-NEXT: s_endpgm
;
; GFX1300-FAKE16-LABEL: v_ashr_pk_u8_i32:
; GFX1300-FAKE16: ; %bb.0:
; GFX1300-FAKE16-NEXT: s_clause 0x1
; GFX1300-FAKE16-NEXT: s_load_b96 s[0:2], s[4:5], 0x2c nv
; GFX1300-FAKE16-NEXT: s_load_b64 s[4:5], s[4:5], 0x24 nv
; GFX1300-FAKE16-NEXT: v_mov_b32_e32 v1, 0
; GFX1300-FAKE16-NEXT: s_wait_kmcnt 0x0
; GFX1300-FAKE16-NEXT: s_and_b32 s2, s2, 31
; GFX1300-FAKE16-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; GFX1300-FAKE16-NEXT: v_mov_b32_e32 v0, s2
; GFX1300-FAKE16-NEXT: v_ashr_pk_u8_i32 v0, s0, s1, v0
; GFX1300-FAKE16-NEXT: global_store_b16 v1, v0, s[4:5]
; GFX1300-FAKE16-NEXT: s_endpgm
%insert.0 = insertelement <2 x i32> poison, i32 %src0, i64 0
%build_vector = insertelement <2 x i32> %insert.0, i32 %src1, i64 1
%src2.clamp = and i32 %src2, 31
%insert.1 = insertelement <2 x i32> poison, i32 %src2.clamp, i64 0
%src2.broadcast = shufflevector <2 x i32> %insert.1, <2 x i32> poison, <2 x i32> zeroinitializer
%ashr = ashr <2 x i32> %build_vector, %src2.broadcast
%sat.low = tail call <2 x i32> @llvm.smax.v2i32(<2 x i32> %ashr, <2 x i32> <i32 0, i32 0>)
%sat.hi = tail call <2 x i32> @llvm.smin.v2i32(<2 x i32> %sat.low, <2 x i32> <i32 255, i32 255>)
%trunc = trunc nsw <2 x i32> %sat.hi to <2 x i8>
%ret = bitcast <2 x i8> %trunc to i16
store i16 %ret, ptr addrspace(1) %out
ret void
}