derek/TheRock
1
0 Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
Files
1a182e2dac58879f215c0fad0f5f78c76dcafe56
TheRock/compiler/amd-llvm/llvm/test/CodeGen/ARM/vcmpz.ll
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
Details
CodeQL / Analyze (python) (push) Canceled after 0s
Details
pre-commit / pre-commit (push) Canceled after 0s
Details
Multi-Arch CI / setup (push) Canceled after 0s
Details
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Details
Setup (Multi-Arch) / setup (push) Canceled after 0s
Details
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Details
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Details
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Details
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Details
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Details
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
Details
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Details
Multi-Arch CI / CI Summary (push) Canceled after 0s
Details
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Details
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Details
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Details
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Details
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Details
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Details
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Details
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Details
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Details
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Details
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Details
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Details
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Details
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

312 lines
8.5 KiB
LLVM
Raw Blame History

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=armv8-eabi -mattr=+neon | FileCheck %s
define arm_aapcs_vfpcc <4 x i32> @vcmpz_eq(<4 x i32> %0, <4 x i32> %b) {
; CHECK-LABEL: vcmpz_eq:
; CHECK: @ %bb.0:
; CHECK-NEXT: vceq.i32 q0, q0, q1
; CHECK-NEXT: bx lr
%2 = icmp eq <4 x i32> %0, %b
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_ne(<4 x i32> %0, <4 x i32> %b) {
; CHECK-LABEL: vcmpz_ne:
; CHECK: @ %bb.0:
; CHECK-NEXT: vceq.i32 q8, q0, q1
; CHECK-NEXT: vmvn q0, q8
; CHECK-NEXT: bx lr
%2 = icmp ne <4 x i32> %0, %b
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_slt(<4 x i32> %0, <4 x i32> %b) {
; CHECK-LABEL: vcmpz_slt:
; CHECK: @ %bb.0:
; CHECK-NEXT: vcgt.s32 q0, q1, q0
; CHECK-NEXT: bx lr
%2 = icmp slt <4 x i32> %0, %b
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_sle(<4 x i32> %0, <4 x i32> %b) {
; CHECK-LABEL: vcmpz_sle:
; CHECK: @ %bb.0:
; CHECK-NEXT: vcge.s32 q0, q1, q0
; CHECK-NEXT: bx lr
%2 = icmp sle <4 x i32> %0, %b
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_sgt(<4 x i32> %0, <4 x i32> %b) {
; CHECK-LABEL: vcmpz_sgt:
; CHECK: @ %bb.0:
; CHECK-NEXT: vcgt.s32 q0, q0, q1
; CHECK-NEXT: bx lr
%2 = icmp sgt <4 x i32> %0, %b
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_sge(<4 x i32> %0, <4 x i32> %b) {
; CHECK-LABEL: vcmpz_sge:
; CHECK: @ %bb.0:
; CHECK-NEXT: vcge.s32 q0, q0, q1
; CHECK-NEXT: bx lr
%2 = icmp sge <4 x i32> %0, %b
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_ult(<4 x i32> %0, <4 x i32> %b) {
; CHECK-LABEL: vcmpz_ult:
; CHECK: @ %bb.0:
; CHECK-NEXT: vcgt.u32 q0, q1, q0
; CHECK-NEXT: bx lr
%2 = icmp ult <4 x i32> %0, %b
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_ule(<4 x i32> %0, <4 x i32> %b) {
; CHECK-LABEL: vcmpz_ule:
; CHECK: @ %bb.0:
; CHECK-NEXT: vcge.u32 q0, q1, q0
; CHECK-NEXT: bx lr
%2 = icmp ule <4 x i32> %0, %b
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_ugt(<4 x i32> %0, <4 x i32> %b) {
; CHECK-LABEL: vcmpz_ugt:
; CHECK: @ %bb.0:
; CHECK-NEXT: vcgt.u32 q0, q0, q1
; CHECK-NEXT: bx lr
%2 = icmp ugt <4 x i32> %0, %b
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_uge(<4 x i32> %0, <4 x i32> %b) {
; CHECK-LABEL: vcmpz_uge:
; CHECK: @ %bb.0:
; CHECK-NEXT: vcge.u32 q0, q0, q1
; CHECK-NEXT: bx lr
%2 = icmp uge <4 x i32> %0, %b
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zr_eq(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zr_eq:
; CHECK: @ %bb.0:
; CHECK-NEXT: vceq.i32 q0, q0, #0
; CHECK-NEXT: bx lr
%2 = icmp eq <4 x i32> %0, zeroinitializer
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zr_ne(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zr_ne:
; CHECK: @ %bb.0:
; CHECK-NEXT: vceq.i32 q8, q0, #0
; CHECK-NEXT: vmvn q0, q8
; CHECK-NEXT: bx lr
%2 = icmp ne <4 x i32> %0, zeroinitializer
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zr_slt(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zr_slt:
; CHECK: @ %bb.0:
; CHECK-NEXT: vclt.s32 q0, q0, #0
; CHECK-NEXT: bx lr
%2 = icmp slt <4 x i32> %0, zeroinitializer
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zr_sle(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zr_sle:
; CHECK: @ %bb.0:
; CHECK-NEXT: vcle.s32 q0, q0, #0
; CHECK-NEXT: bx lr
%2 = icmp sle <4 x i32> %0, zeroinitializer
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zr_sgt(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zr_sgt:
; CHECK: @ %bb.0:
; CHECK-NEXT: vcgt.s32 q0, q0, #0
; CHECK-NEXT: bx lr
%2 = icmp sgt <4 x i32> %0, zeroinitializer
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zr_sge(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zr_sge:
; CHECK: @ %bb.0:
; CHECK-NEXT: vcge.s32 q0, q0, #0
; CHECK-NEXT: bx lr
%2 = icmp sge <4 x i32> %0, zeroinitializer
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zr_ult(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zr_ult:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.i32 q0, #0x0
; CHECK-NEXT: bx lr
%2 = icmp ult <4 x i32> %0, zeroinitializer
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zr_ule(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zr_ule:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.i32 q8, #0x0
; CHECK-NEXT: vcge.u32 q0, q8, q0
; CHECK-NEXT: bx lr
%2 = icmp ule <4 x i32> %0, zeroinitializer
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zr_ugt(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zr_ugt:
; CHECK: @ %bb.0:
; CHECK-NEXT: vceq.i32 q8, q0, #0
; CHECK-NEXT: vmvn q0, q8
; CHECK-NEXT: bx lr
%2 = icmp ugt <4 x i32> %0, zeroinitializer
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zr_uge(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zr_uge:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.i8 q0, #0xff
; CHECK-NEXT: bx lr
%2 = icmp uge <4 x i32> %0, zeroinitializer
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zl_eq(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zl_eq:
; CHECK: @ %bb.0:
; CHECK-NEXT: vceq.i32 q0, q0, #0
; CHECK-NEXT: bx lr
%2 = icmp eq <4 x i32> zeroinitializer, %0
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zl_ne(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zl_ne:
; CHECK: @ %bb.0:
; CHECK-NEXT: vceq.i32 q8, q0, #0
; CHECK-NEXT: vmvn q0, q8
; CHECK-NEXT: bx lr
%2 = icmp ne <4 x i32> zeroinitializer, %0
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zl_slt(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zl_slt:
; CHECK: @ %bb.0:
; CHECK-NEXT: vcgt.s32 q0, q0, #0
; CHECK-NEXT: bx lr
%2 = icmp slt <4 x i32> zeroinitializer, %0
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zl_sle(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zl_sle:
; CHECK: @ %bb.0:
; CHECK-NEXT: vcge.s32 q0, q0, #0
; CHECK-NEXT: bx lr
%2 = icmp sle <4 x i32> zeroinitializer, %0
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zl_sgt(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zl_sgt:
; CHECK: @ %bb.0:
; CHECK-NEXT: vclt.s32 q0, q0, #0
; CHECK-NEXT: bx lr
%2 = icmp sgt <4 x i32> zeroinitializer, %0
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zl_sge(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zl_sge:
; CHECK: @ %bb.0:
; CHECK-NEXT: vcle.s32 q0, q0, #0
; CHECK-NEXT: bx lr
%2 = icmp sge <4 x i32> zeroinitializer, %0
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zl_ult(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zl_ult:
; CHECK: @ %bb.0:
; CHECK-NEXT: vceq.i32 q8, q0, #0
; CHECK-NEXT: vmvn q0, q8
; CHECK-NEXT: bx lr
%2 = icmp ult <4 x i32> zeroinitializer, %0
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zl_ule(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zl_ule:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.i8 q0, #0xff
; CHECK-NEXT: bx lr
%2 = icmp ule <4 x i32> zeroinitializer, %0
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zl_ugt(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zl_ugt:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.i32 q0, #0x0
; CHECK-NEXT: bx lr
%2 = icmp ugt <4 x i32> zeroinitializer, %0
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
define arm_aapcs_vfpcc <4 x i32> @vcmpz_zl_uge(<4 x i32> %0) {
; CHECK-LABEL: vcmpz_zl_uge:
; CHECK: @ %bb.0:
; CHECK-NEXT: vmov.i32 q8, #0x0
; CHECK-NEXT: vcge.u32 q0, q8, q0
; CHECK-NEXT: bx lr
%2 = icmp uge <4 x i32> zeroinitializer, %0
%3 = sext <4 x i1> %2 to <4 x i32>
ret <4 x i32> %3
}
Reference in new issue View Git Blame Copy Permalink