Files
TheRock/compiler/amd-llvm/llvm/test/CodeGen/Hexagon/autohvx/vector-align-addr.ll
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

46 lines
1.8 KiB
LLVM

; RUN: llc -march=hexagon -hexagon-hvx-widen=32 -hvc-ld-min-group-size-for-alignment=2 < %s | FileCheck %s
; Test that the Hexagon Vector Combine pass computes the address
; correctly when the loading objects that contain extra padding
; between successive objects.
; CHECK: [[REG:r[0-9]+]] = add(r{{[0-9]+}},#2432)
; CHECK: = vmem([[REG]]+#0)
define dllexport void @test(ptr %a0) local_unnamed_addr #0 {
b0:
%v0 = add nuw nsw i32 0, 3040
%v1 = load i8, ptr undef, align 1
%v2 = insertelement <19 x i8> undef, i8 %v1, i32 0
%v3 = shufflevector <19 x i8> %v2, <19 x i8> undef, <19 x i32> zeroinitializer
%v4 = getelementptr inbounds i8, ptr %a0, i32 %v0
%v6 = load <19 x i8>, ptr %v4, align 1
%v7 = mul <19 x i8> %v3, %v6
%v8 = add <19 x i8> %v7, zeroinitializer
%v9 = add <19 x i8> zeroinitializer, %v8
%v10 = add <19 x i8> zeroinitializer, %v9
%v11 = add <19 x i8> zeroinitializer, %v10
%v12 = add <19 x i8> zeroinitializer, %v11
%v13 = add <19 x i8> zeroinitializer, %v12
%v14 = add <19 x i8> zeroinitializer, %v13
%v15 = add <19 x i8> zeroinitializer, %v14
%v16 = add <19 x i8> zeroinitializer, %v15
%v17 = add <19 x i8> zeroinitializer, %v16
%v18 = add <19 x i8> zeroinitializer, %v17
%v19 = load i8, ptr undef, align 1
%v20 = insertelement <19 x i8> undef, i8 %v19, i32 0
%v21 = shufflevector <19 x i8> %v20, <19 x i8> undef, <19 x i32> zeroinitializer
%v22 = add nuw nsw i32 0, 5472
%v23 = getelementptr inbounds i8, ptr %a0, i32 %v22
%v25 = load <19 x i8>, ptr %v23, align 1
%v26 = mul <19 x i8> %v21, %v25
%v27 = add <19 x i8> %v26, %v18
%v28 = add <19 x i8> zeroinitializer, %v27
%v29 = add <19 x i8> zeroinitializer, %v28
%v30 = add <19 x i8> zeroinitializer, %v29
store <19 x i8> %v30, ptr %a0, align 1
ret void
}
attributes #0 = { "target-features"="+hvxv66,+hvx-length128b" }