Files
TheRock/compiler/amd-llvm/llvm/test/CodeGen/Hexagon/hvx-predicate-store-load.ll
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

90 lines
5.1 KiB
LLVM

; RUN: llc -mtriple=hexagon -mattr=+hvxv75,+hvx-length128b < %s | FileCheck %s
; Test v32i1 store operation
; CHECK-LABEL: test_v32i1_store:
; CHECK: memw(r{{[0-9]+}}+#0) = r{{[0-9]+}}
define void @test_v32i1_store(i32 %idx) {
entry:
%ptr = tail call ptr @malloc(i64 1088)
%aligned_ptr_int = ptrtoint ptr %ptr to i32
%aligned_int = add i32 %aligned_ptr_int, 63
%aligned_int_masked = and i32 %aligned_int, -64
%aligned_ptr = inttoptr i32 %aligned_int_masked to ptr
%shifted = shl i32 %idx, 3
%cond = icmp slt i32 %shifted, 100
%pred_elem = insertelement <32 x i1> poison, i1 %cond, i64 0
%pred_broadcast = shufflevector <32 x i1> %pred_elem, <32 x i1> poison, <32 x i32> zeroinitializer
%mask = and <32 x i1> %pred_broadcast, <i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false>
store <32 x i1> %mask, ptr %aligned_ptr, align 64
ret void
}
; Test v32i1 load operation
; CHECK-LABEL: test_v32i1_load:
; CHECK: r{{[0-9]+}} = memw(r{{[0-9]+}}+#0)
define <32 x i1> @test_v32i1_load(ptr %ptr) {
entry:
%pred = load <32 x i1>, ptr %ptr, align 64
ret <32 x i1> %pred
}
; Test v64i1 store operation
; CHECK-LABEL: test_v64i1_store:
; CHECK: memd(r{{[0-9]+}}+#0) = r{{[0-9]+}}:{{[0-9]+}}
define void @test_v64i1_store(i32 %idx) {
entry:
%ptr = tail call ptr @malloc(i64 1088)
%aligned_ptr_int = ptrtoint ptr %ptr to i32
%aligned_int = add i32 %aligned_ptr_int, 63
%aligned_int_masked = and i32 %aligned_int, -64
%aligned_ptr = inttoptr i32 %aligned_int_masked to ptr
%shifted = shl i32 %idx, 3
%cond = icmp slt i32 %shifted, 100
%pred_elem = insertelement <64 x i1> poison, i1 %cond, i64 0
%pred_broadcast = shufflevector <64 x i1> %pred_elem, <64 x i1> poison, <64 x i32> zeroinitializer
%mask = and <64 x i1> %pred_broadcast, <i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false>
store <64 x i1> %mask, ptr %aligned_ptr, align 64
ret void
}
; Test v64i1 load operation
; CHECK-LABEL: test_v64i1_load:
; CHECK: r{{[0-9]+}}:{{[0-9]+}} = memd(r{{[0-9]+}}+#0)
define <64 x i1> @test_v64i1_load(ptr %ptr) {
entry:
%pred = load <64 x i1>, ptr %ptr, align 64
ret <64 x i1> %pred
}
; Test v128i1 store operation
; CHECK-LABEL: test_v128i1_store:
; CHECK: memd(r{{[0-9]+}}+#0) = r{{[0-9]+}}:{{[0-9]+}}
; CHECK: memd(r{{[0-9]+}}+#{{[0-9]+}}) = r{{[0-9]+}}:{{[0-9]+}}
define void @test_v128i1_store(i32 %idx) {
entry:
%ptr = tail call ptr @malloc(i64 1088)
%aligned_ptr_int = ptrtoint ptr %ptr to i32
%aligned_int = add i32 %aligned_ptr_int, 63
%aligned_int_masked = and i32 %aligned_int, -64
%aligned_ptr = inttoptr i32 %aligned_int_masked to ptr
%shifted = shl i32 %idx, 3
%cond = icmp slt i32 %shifted, 100
%pred_elem = insertelement <128 x i1> poison, i1 %cond, i64 0
%pred_broadcast = shufflevector <128 x i1> %pred_elem, <128 x i1> poison, <128 x i32> zeroinitializer
%mask = and <128 x i1> %pred_broadcast, <i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false>
store <128 x i1> %mask, ptr %aligned_ptr, align 64
ret void
}
; Test v128i1 load operation
; CHECK-LABEL: test_v128i1_load:
; CHECK-DAG: r{{[0-9]+}}:{{[0-9]+}} = memd(r{{[0-9]+}}+#0)
; CHECK-DAG: r{{[0-9]+}}:{{[0-9]+}} = memd(r{{[0-9]+}}+#{{[0-9]+}})
define <128 x i1> @test_v128i1_load(ptr %ptr) {
entry:
%pred = load <128 x i1>, ptr %ptr, align 64
ret <128 x i1> %pred
}
declare ptr @malloc(i64)