derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
131 lines
2.6 KiB
LLVM
131 lines
2.6 KiB
LLVM
; RUN: llc -mtriple=mipsel -mcpu=mips32r6 -disable-mips-delay-filler < %s | FileCheck %s
|
|
; RUN: llc -mtriple=mips -mcpu=mips32r6 -disable-mips-delay-filler < %s -filetype=obj \
|
|
; RUN: -o - | llvm-objdump -d - | FileCheck %s --check-prefix=ENCODING
|
|
; RUN: llc -mtriple=mipsel -mcpu=mips64r6 -disable-mips-delay-filler -target-abi=n64 < %s | FileCheck %s
|
|
; RUN: llc -mtriple=mips -mcpu=mips64r6 -disable-mips-delay-filler -target-abi=n64 < %s -filetype=obj \
|
|
; RUN: -o - | llvm-objdump -d - | FileCheck %s --check-prefix=ENCODING
|
|
|
|
; bnezc and beqzc have restriction that $rt != 0
|
|
|
|
define i32 @f() {
|
|
; CHECK-LABEL: f:
|
|
; CHECK-NOT: bnezc $0
|
|
|
|
%cmp = icmp eq i32 1, 1
|
|
br i1 %cmp, label %if.then, label %if.end
|
|
|
|
if.then:
|
|
ret i32 1
|
|
|
|
if.end:
|
|
ret i32 0
|
|
}
|
|
|
|
define i32 @f1() {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK-NOT: beqzc $0
|
|
|
|
%cmp = icmp eq i32 0, 0
|
|
br i1 %cmp, label %if.then, label %if.end
|
|
|
|
if.then:
|
|
ret i32 1
|
|
|
|
if.end:
|
|
ret i32 0
|
|
}
|
|
|
|
; We silently fixup cases where the register allocator or user has given us
|
|
; an instruction with incorrect operands that is trivially acceptable.
|
|
; beqc and bnec have the restriction that $rs < $rt.
|
|
|
|
define i32 @f2(i32 %a, i32 %b) {
|
|
; ENCODING-LABEL: <f2>:
|
|
; ENCODING-NOT: beqc $5, $4
|
|
; ENCODING-NOT: bnec $5, $4
|
|
|
|
%cmp = icmp eq i32 %b, %a
|
|
br i1 %cmp, label %if.then, label %if.end
|
|
|
|
if.then:
|
|
ret i32 1
|
|
|
|
if.end:
|
|
ret i32 0
|
|
}
|
|
|
|
define i64 @f3() {
|
|
; CHECK-LABEL: f3:
|
|
; CHECK-NOT: bnezc $0
|
|
|
|
%cmp = icmp eq i64 1, 1
|
|
br i1 %cmp, label %if.then, label %if.end
|
|
|
|
if.then:
|
|
ret i64 1
|
|
|
|
if.end:
|
|
ret i64 0
|
|
}
|
|
|
|
define i64 @f4() {
|
|
; CHECK-LABEL: f4:
|
|
; CHECK-NOT: beqzc $0
|
|
|
|
%cmp = icmp eq i64 0, 0
|
|
br i1 %cmp, label %if.then, label %if.end
|
|
|
|
if.then:
|
|
ret i64 1
|
|
|
|
if.end:
|
|
ret i64 0
|
|
}
|
|
|
|
; We silently fixup cases where the register allocator or user has given us
|
|
; an instruction with incorrect operands that is trivially acceptable.
|
|
; beqc and bnec have the restriction that $rs < $rt.
|
|
|
|
define i64 @f5(i64 %a, i64 %b) {
|
|
; ENCODING-LABEL: <f5>:
|
|
; ENCODING-NOT: beqc $5, $4
|
|
; ENCODING-NOT: bnec $5, $4
|
|
|
|
%cmp = icmp eq i64 %b, %a
|
|
br i1 %cmp, label %if.then, label %if.end
|
|
|
|
if.then:
|
|
ret i64 1
|
|
|
|
if.end:
|
|
ret i64 0
|
|
}
|
|
|
|
define i32 @f6(i32 %a) {
|
|
; CHECK-LABEL: f6:
|
|
; CHECK: beqzc ${{[0-9]+}}, {{((\$)|(\.L))}}BB
|
|
|
|
%cmp = icmp eq i32 %a, 0
|
|
br i1 %cmp, label %if.then, label %if.end
|
|
|
|
if.then:
|
|
ret i32 1
|
|
|
|
if.end:
|
|
ret i32 0
|
|
}
|
|
|
|
define i32 @f7(i32 %a) {
|
|
; CHECK-LABEL: f7:
|
|
; CHECK: bnezc ${{[0-9]+}}, {{((\$)|(\.L))}}BB
|
|
|
|
%cmp = icmp eq i32 0, %a
|
|
br i1 %cmp, label %if.then, label %if.end
|
|
|
|
if.then:
|
|
ret i32 1
|
|
|
|
if.end:
|
|
ret i32 0
|
|
}
|