derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
475 lines
14 KiB
LLVM
475 lines
14 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -ppc-asm-full-reg-names -verify-machineinstrs \
|
|
; RUN: -mtriple=powerpc64le-linux-gnu < %s | FileCheck \
|
|
; RUN: -check-prefix=CHECK-LE %s
|
|
; RUN: llc -ppc-asm-full-reg-names -verify-machineinstrs \
|
|
; RUN: -mtriple=powerpc64-linux-gnu < %s | FileCheck \
|
|
; RUN: -check-prefix=CHECK-BE %s
|
|
; RUN: llc -ppc-asm-full-reg-names -verify-machineinstrs \
|
|
; RUN: -mtriple=powerpc-linux-gnu < %s | FileCheck \
|
|
; RUN: -check-prefix=CHECK-32 %s
|
|
|
|
; Free probe
|
|
define i8 @f0() #0 nounwind {
|
|
; CHECK-LE-LABEL: f0:
|
|
; CHECK-LE: # %bb.0: # %entry
|
|
; CHECK-LE-NEXT: li r3, 3
|
|
; CHECK-LE-NEXT: stb r3, -64(r1)
|
|
; CHECK-LE-NEXT: lbz r3, -64(r1)
|
|
; CHECK-LE-NEXT: blr
|
|
;
|
|
; CHECK-BE-LABEL: f0:
|
|
; CHECK-BE: # %bb.0: # %entry
|
|
; CHECK-BE-NEXT: li r3, 3
|
|
; CHECK-BE-NEXT: stb r3, -64(r1)
|
|
; CHECK-BE-NEXT: lbz r3, -64(r1)
|
|
; CHECK-BE-NEXT: blr
|
|
;
|
|
; CHECK-32-LABEL: f0:
|
|
; CHECK-32: # %bb.0: # %entry
|
|
; CHECK-32-NEXT: stwu r1, -80(r1)
|
|
; CHECK-32-NEXT: li r3, 3
|
|
; CHECK-32-NEXT: stb r3, 16(r1)
|
|
; CHECK-32-NEXT: lbz r3, 16(r1)
|
|
; CHECK-32-NEXT: addi r1, r1, 80
|
|
; CHECK-32-NEXT: blr
|
|
entry:
|
|
%a = alloca i8, i64 64
|
|
%b = getelementptr inbounds i8, ptr %a, i64 63
|
|
store volatile i8 3, ptr %a
|
|
%c = load volatile i8, ptr %a
|
|
ret i8 %c
|
|
}
|
|
|
|
define i8 @f1() #0 "stack-probe-size"="0" nounwind {
|
|
; CHECK-LE-LABEL: f1:
|
|
; CHECK-LE: # %bb.0: # %entry
|
|
; CHECK-LE-NEXT: mr r0, r1
|
|
; CHECK-LE-NEXT: li r12, 259
|
|
; CHECK-LE-NEXT: mtctr r12
|
|
; CHECK-LE-NEXT: .LBB1_1: # %entry
|
|
; CHECK-LE-NEXT: #
|
|
; CHECK-LE-NEXT: stdu r0, -16(r1)
|
|
; CHECK-LE-NEXT: bdnz .LBB1_1
|
|
; CHECK-LE-NEXT: # %bb.2: # %entry
|
|
; CHECK-LE-NEXT: li r3, 3
|
|
; CHECK-LE-NEXT: stb r3, 48(r1)
|
|
; CHECK-LE-NEXT: lbz r3, 48(r1)
|
|
; CHECK-LE-NEXT: addi r1, r1, 4144
|
|
; CHECK-LE-NEXT: blr
|
|
;
|
|
; CHECK-BE-LABEL: f1:
|
|
; CHECK-BE: # %bb.0: # %entry
|
|
; CHECK-BE-NEXT: mr r0, r1
|
|
; CHECK-BE-NEXT: li r12, 260
|
|
; CHECK-BE-NEXT: mtctr r12
|
|
; CHECK-BE-NEXT: .LBB1_1: # %entry
|
|
; CHECK-BE-NEXT: #
|
|
; CHECK-BE-NEXT: stdu r0, -16(r1)
|
|
; CHECK-BE-NEXT: bdnz .LBB1_1
|
|
; CHECK-BE-NEXT: # %bb.2: # %entry
|
|
; CHECK-BE-NEXT: li r3, 3
|
|
; CHECK-BE-NEXT: stb r3, 64(r1)
|
|
; CHECK-BE-NEXT: lbz r3, 64(r1)
|
|
; CHECK-BE-NEXT: addi r1, r1, 4160
|
|
; CHECK-BE-NEXT: blr
|
|
;
|
|
; CHECK-32-LABEL: f1:
|
|
; CHECK-32: # %bb.0: # %entry
|
|
; CHECK-32-NEXT: mr r0, r1
|
|
; CHECK-32-NEXT: li r12, 257
|
|
; CHECK-32-NEXT: mtctr r12
|
|
; CHECK-32-NEXT: .LBB1_1: # %entry
|
|
; CHECK-32-NEXT: #
|
|
; CHECK-32-NEXT: stwu r0, -16(r1)
|
|
; CHECK-32-NEXT: bdnz .LBB1_1
|
|
; CHECK-32-NEXT: # %bb.2: # %entry
|
|
; CHECK-32-NEXT: li r3, 3
|
|
; CHECK-32-NEXT: sub r0, r1, r0
|
|
; CHECK-32-NEXT: stb r3, 16(r1)
|
|
; CHECK-32-NEXT: sub r0, r1, r0
|
|
; CHECK-32-NEXT: lbz r3, 16(r1)
|
|
; CHECK-32-NEXT: addi r1, r1, 4112
|
|
; CHECK-32-NEXT: blr
|
|
entry:
|
|
%a = alloca i8, i64 4096
|
|
%b = getelementptr inbounds i8, ptr %a, i64 63
|
|
store volatile i8 3, ptr %a
|
|
%c = load volatile i8, ptr %a
|
|
ret i8 %c
|
|
}
|
|
|
|
define i8 @f2() #0 nounwind {
|
|
; CHECK-LE-LABEL: f2:
|
|
; CHECK-LE: # %bb.0: # %entry
|
|
; CHECK-LE-NEXT: mr r0, r1
|
|
; CHECK-LE-NEXT: stdu r0, -48(r1)
|
|
; CHECK-LE-NEXT: li r12, 16
|
|
; CHECK-LE-NEXT: mtctr r12
|
|
; CHECK-LE-NEXT: .LBB2_1: # %entry
|
|
; CHECK-LE-NEXT: #
|
|
; CHECK-LE-NEXT: stdu r0, -4096(r1)
|
|
; CHECK-LE-NEXT: bdnz .LBB2_1
|
|
; CHECK-LE-NEXT: # %bb.2: # %entry
|
|
; CHECK-LE-NEXT: li r3, 3
|
|
; CHECK-LE-NEXT: stb r3, 48(r1)
|
|
; CHECK-LE-NEXT: lbz r3, 48(r1)
|
|
; CHECK-LE-NEXT: ld r1, 0(r1)
|
|
; CHECK-LE-NEXT: blr
|
|
;
|
|
; CHECK-BE-LABEL: f2:
|
|
; CHECK-BE: # %bb.0: # %entry
|
|
; CHECK-BE-NEXT: mr r0, r1
|
|
; CHECK-BE-NEXT: stdu r0, -64(r1)
|
|
; CHECK-BE-NEXT: li r12, 16
|
|
; CHECK-BE-NEXT: mtctr r12
|
|
; CHECK-BE-NEXT: .LBB2_1: # %entry
|
|
; CHECK-BE-NEXT: #
|
|
; CHECK-BE-NEXT: stdu r0, -4096(r1)
|
|
; CHECK-BE-NEXT: bdnz .LBB2_1
|
|
; CHECK-BE-NEXT: # %bb.2: # %entry
|
|
; CHECK-BE-NEXT: li r3, 3
|
|
; CHECK-BE-NEXT: stb r3, 64(r1)
|
|
; CHECK-BE-NEXT: lbz r3, 64(r1)
|
|
; CHECK-BE-NEXT: ld r1, 0(r1)
|
|
; CHECK-BE-NEXT: blr
|
|
;
|
|
; CHECK-32-LABEL: f2:
|
|
; CHECK-32: # %bb.0: # %entry
|
|
; CHECK-32-NEXT: mr r0, r1
|
|
; CHECK-32-NEXT: stwu r0, -16(r1)
|
|
; CHECK-32-NEXT: li r12, 16
|
|
; CHECK-32-NEXT: mtctr r12
|
|
; CHECK-32-NEXT: .LBB2_1: # %entry
|
|
; CHECK-32-NEXT: #
|
|
; CHECK-32-NEXT: stwu r0, -4096(r1)
|
|
; CHECK-32-NEXT: bdnz .LBB2_1
|
|
; CHECK-32-NEXT: # %bb.2: # %entry
|
|
; CHECK-32-NEXT: sub r0, r1, r0
|
|
; CHECK-32-NEXT: li r3, 3
|
|
; CHECK-32-NEXT: sub r0, r1, r0
|
|
; CHECK-32-NEXT: stb r3, 16(r1)
|
|
; CHECK-32-NEXT: mr r0, r31
|
|
; CHECK-32-NEXT: lbz r3, 16(r1)
|
|
; CHECK-32-NEXT: lwz r31, 0(r1)
|
|
; CHECK-32-NEXT: mr r1, r31
|
|
; CHECK-32-NEXT: mr r31, r0
|
|
; CHECK-32-NEXT: blr
|
|
entry:
|
|
%a = alloca i8, i64 65536
|
|
%b = getelementptr inbounds i8, ptr %a, i64 63
|
|
store volatile i8 3, ptr %a
|
|
%c = load volatile i8, ptr %a
|
|
ret i8 %c
|
|
}
|
|
|
|
define i8 @f3() #0 "stack-probe-size"="32768" nounwind {
|
|
; CHECK-LE-LABEL: f3:
|
|
; CHECK-LE: # %bb.0: # %entry
|
|
; CHECK-LE-NEXT: mr r0, r1
|
|
; CHECK-LE-NEXT: stdu r0, -48(r1)
|
|
; CHECK-LE-NEXT: stdu r0, -32768(r1)
|
|
; CHECK-LE-NEXT: stdu r0, -32768(r1)
|
|
; CHECK-LE-NEXT: li r3, 3
|
|
; CHECK-LE-NEXT: stb r3, 48(r1)
|
|
; CHECK-LE-NEXT: lbz r3, 48(r1)
|
|
; CHECK-LE-NEXT: ld r1, 0(r1)
|
|
; CHECK-LE-NEXT: blr
|
|
;
|
|
; CHECK-BE-LABEL: f3:
|
|
; CHECK-BE: # %bb.0: # %entry
|
|
; CHECK-BE-NEXT: mr r0, r1
|
|
; CHECK-BE-NEXT: stdu r0, -64(r1)
|
|
; CHECK-BE-NEXT: stdu r0, -32768(r1)
|
|
; CHECK-BE-NEXT: stdu r0, -32768(r1)
|
|
; CHECK-BE-NEXT: li r3, 3
|
|
; CHECK-BE-NEXT: stb r3, 64(r1)
|
|
; CHECK-BE-NEXT: lbz r3, 64(r1)
|
|
; CHECK-BE-NEXT: ld r1, 0(r1)
|
|
; CHECK-BE-NEXT: blr
|
|
;
|
|
; CHECK-32-LABEL: f3:
|
|
; CHECK-32: # %bb.0: # %entry
|
|
; CHECK-32-NEXT: mr r0, r1
|
|
; CHECK-32-NEXT: stwu r0, -16(r1)
|
|
; CHECK-32-NEXT: stwu r0, -32768(r1)
|
|
; CHECK-32-NEXT: stwu r0, -32768(r1)
|
|
; CHECK-32-NEXT: sub r0, r1, r0
|
|
; CHECK-32-NEXT: li r3, 3
|
|
; CHECK-32-NEXT: sub r0, r1, r0
|
|
; CHECK-32-NEXT: stb r3, 16(r1)
|
|
; CHECK-32-NEXT: mr r0, r31
|
|
; CHECK-32-NEXT: lbz r3, 16(r1)
|
|
; CHECK-32-NEXT: lwz r31, 0(r1)
|
|
; CHECK-32-NEXT: mr r1, r31
|
|
; CHECK-32-NEXT: mr r31, r0
|
|
; CHECK-32-NEXT: blr
|
|
entry:
|
|
%a = alloca i8, i64 65536
|
|
%b = getelementptr inbounds i8, ptr %a, i64 63
|
|
store volatile i8 3, ptr %a
|
|
%c = load volatile i8, ptr %a
|
|
ret i8 %c
|
|
}
|
|
|
|
; Same as f2, but without protection.
|
|
define i8 @f4() nounwind {
|
|
; CHECK-LE-LABEL: f4:
|
|
; CHECK-LE: # %bb.0: # %entry
|
|
; CHECK-LE-NEXT: lis r0, -2
|
|
; CHECK-LE-NEXT: ori r0, r0, 65488
|
|
; CHECK-LE-NEXT: stdux r1, r1, r0
|
|
; CHECK-LE-NEXT: li r3, 3
|
|
; CHECK-LE-NEXT: stb r3, 48(r1)
|
|
; CHECK-LE-NEXT: lbz r3, 48(r1)
|
|
; CHECK-LE-NEXT: ld r1, 0(r1)
|
|
; CHECK-LE-NEXT: blr
|
|
;
|
|
; CHECK-BE-LABEL: f4:
|
|
; CHECK-BE: # %bb.0: # %entry
|
|
; CHECK-BE-NEXT: lis r0, -2
|
|
; CHECK-BE-NEXT: ori r0, r0, 65472
|
|
; CHECK-BE-NEXT: stdux r1, r1, r0
|
|
; CHECK-BE-NEXT: li r3, 3
|
|
; CHECK-BE-NEXT: stb r3, 64(r1)
|
|
; CHECK-BE-NEXT: lbz r3, 64(r1)
|
|
; CHECK-BE-NEXT: ld r1, 0(r1)
|
|
; CHECK-BE-NEXT: blr
|
|
;
|
|
; CHECK-32-LABEL: f4:
|
|
; CHECK-32: # %bb.0: # %entry
|
|
; CHECK-32-NEXT: lis r0, -2
|
|
; CHECK-32-NEXT: ori r0, r0, 65520
|
|
; CHECK-32-NEXT: stwux r1, r1, r0
|
|
; CHECK-32-NEXT: li r3, 3
|
|
; CHECK-32-NEXT: sub r0, r1, r0
|
|
; CHECK-32-NEXT: stb r3, 16(r1)
|
|
; CHECK-32-NEXT: mr r0, r31
|
|
; CHECK-32-NEXT: lbz r3, 16(r1)
|
|
; CHECK-32-NEXT: lwz r31, 0(r1)
|
|
; CHECK-32-NEXT: mr r1, r31
|
|
; CHECK-32-NEXT: mr r31, r0
|
|
; CHECK-32-NEXT: blr
|
|
entry:
|
|
%a = alloca i8, i64 65536
|
|
%b = getelementptr inbounds i8, ptr %a, i64 63
|
|
store volatile i8 3, ptr %a
|
|
%c = load volatile i8, ptr %a
|
|
ret i8 %c
|
|
}
|
|
|
|
define i8 @f5() #0 "stack-probe-size"="65536" nounwind {
|
|
; CHECK-LE-LABEL: f5:
|
|
; CHECK-LE: # %bb.0: # %entry
|
|
; CHECK-LE-NEXT: mr r0, r1
|
|
; CHECK-LE-NEXT: stdu r0, -48(r1)
|
|
; CHECK-LE-NEXT: li r12, 16
|
|
; CHECK-LE-NEXT: mtctr r12
|
|
; CHECK-LE-NEXT: lis r12, -1
|
|
; CHECK-LE-NEXT: ori r12, r12, 0
|
|
; CHECK-LE-NEXT: .LBB5_1: # %entry
|
|
; CHECK-LE-NEXT: #
|
|
; CHECK-LE-NEXT: stdux r0, r1, r12
|
|
; CHECK-LE-NEXT: bdnz .LBB5_1
|
|
; CHECK-LE-NEXT: # %bb.2: # %entry
|
|
; CHECK-LE-NEXT: li r3, 3
|
|
; CHECK-LE-NEXT: stb r3, 48(r1)
|
|
; CHECK-LE-NEXT: lbz r3, 48(r1)
|
|
; CHECK-LE-NEXT: ld r1, 0(r1)
|
|
; CHECK-LE-NEXT: blr
|
|
;
|
|
; CHECK-BE-LABEL: f5:
|
|
; CHECK-BE: # %bb.0: # %entry
|
|
; CHECK-BE-NEXT: mr r0, r1
|
|
; CHECK-BE-NEXT: stdu r0, -64(r1)
|
|
; CHECK-BE-NEXT: li r12, 16
|
|
; CHECK-BE-NEXT: mtctr r12
|
|
; CHECK-BE-NEXT: lis r12, -1
|
|
; CHECK-BE-NEXT: ori r12, r12, 0
|
|
; CHECK-BE-NEXT: .LBB5_1: # %entry
|
|
; CHECK-BE-NEXT: #
|
|
; CHECK-BE-NEXT: stdux r0, r1, r12
|
|
; CHECK-BE-NEXT: bdnz .LBB5_1
|
|
; CHECK-BE-NEXT: # %bb.2: # %entry
|
|
; CHECK-BE-NEXT: li r3, 3
|
|
; CHECK-BE-NEXT: stb r3, 64(r1)
|
|
; CHECK-BE-NEXT: lbz r3, 64(r1)
|
|
; CHECK-BE-NEXT: ld r1, 0(r1)
|
|
; CHECK-BE-NEXT: blr
|
|
;
|
|
; CHECK-32-LABEL: f5:
|
|
; CHECK-32: # %bb.0: # %entry
|
|
; CHECK-32-NEXT: mr r0, r1
|
|
; CHECK-32-NEXT: stwu r0, -16(r1)
|
|
; CHECK-32-NEXT: li r12, 16
|
|
; CHECK-32-NEXT: mtctr r12
|
|
; CHECK-32-NEXT: lis r12, -1
|
|
; CHECK-32-NEXT: ori r12, r12, 0
|
|
; CHECK-32-NEXT: .LBB5_1: # %entry
|
|
; CHECK-32-NEXT: #
|
|
; CHECK-32-NEXT: stwux r0, r1, r12
|
|
; CHECK-32-NEXT: bdnz .LBB5_1
|
|
; CHECK-32-NEXT: # %bb.2: # %entry
|
|
; CHECK-32-NEXT: sub r0, r1, r0
|
|
; CHECK-32-NEXT: li r3, 3
|
|
; CHECK-32-NEXT: sub r0, r1, r0
|
|
; CHECK-32-NEXT: stb r3, 16(r1)
|
|
; CHECK-32-NEXT: mr r0, r31
|
|
; CHECK-32-NEXT: lbz r3, 16(r1)
|
|
; CHECK-32-NEXT: lwz r31, 0(r1)
|
|
; CHECK-32-NEXT: mr r1, r31
|
|
; CHECK-32-NEXT: mr r31, r0
|
|
; CHECK-32-NEXT: blr
|
|
entry:
|
|
%a = alloca i8, i64 1048576
|
|
%b = getelementptr inbounds i8, ptr %a, i64 63
|
|
store volatile i8 3, ptr %a
|
|
%c = load volatile i8, ptr %a
|
|
ret i8 %c
|
|
}
|
|
|
|
define i8 @f6() #0 nounwind {
|
|
; CHECK-LE-LABEL: f6:
|
|
; CHECK-LE: # %bb.0: # %entry
|
|
; CHECK-LE-NEXT: mr r0, r1
|
|
; CHECK-LE-NEXT: stdu r0, -48(r1)
|
|
; CHECK-LE-NEXT: lis r12, 4
|
|
; CHECK-LE-NEXT: ori r12, r12, 0
|
|
; CHECK-LE-NEXT: mtctr r12
|
|
; CHECK-LE-NEXT: .LBB6_1: # %entry
|
|
; CHECK-LE-NEXT: #
|
|
; CHECK-LE-NEXT: stdu r0, -4096(r1)
|
|
; CHECK-LE-NEXT: bdnz .LBB6_1
|
|
; CHECK-LE-NEXT: # %bb.2: # %entry
|
|
; CHECK-LE-NEXT: li r3, 3
|
|
; CHECK-LE-NEXT: stb r3, 48(r1)
|
|
; CHECK-LE-NEXT: lbz r3, 48(r1)
|
|
; CHECK-LE-NEXT: ld r1, 0(r1)
|
|
; CHECK-LE-NEXT: blr
|
|
;
|
|
; CHECK-BE-LABEL: f6:
|
|
; CHECK-BE: # %bb.0: # %entry
|
|
; CHECK-BE-NEXT: mr r0, r1
|
|
; CHECK-BE-NEXT: stdu r0, -64(r1)
|
|
; CHECK-BE-NEXT: lis r12, 4
|
|
; CHECK-BE-NEXT: ori r12, r12, 0
|
|
; CHECK-BE-NEXT: mtctr r12
|
|
; CHECK-BE-NEXT: .LBB6_1: # %entry
|
|
; CHECK-BE-NEXT: #
|
|
; CHECK-BE-NEXT: stdu r0, -4096(r1)
|
|
; CHECK-BE-NEXT: bdnz .LBB6_1
|
|
; CHECK-BE-NEXT: # %bb.2: # %entry
|
|
; CHECK-BE-NEXT: li r3, 3
|
|
; CHECK-BE-NEXT: stb r3, 64(r1)
|
|
; CHECK-BE-NEXT: lbz r3, 64(r1)
|
|
; CHECK-BE-NEXT: ld r1, 0(r1)
|
|
; CHECK-BE-NEXT: blr
|
|
;
|
|
; CHECK-32-LABEL: f6:
|
|
; CHECK-32: # %bb.0: # %entry
|
|
; CHECK-32-NEXT: mr r0, r1
|
|
; CHECK-32-NEXT: stwu r0, -16(r1)
|
|
; CHECK-32-NEXT: lis r12, 4
|
|
; CHECK-32-NEXT: ori r12, r12, 0
|
|
; CHECK-32-NEXT: mtctr r12
|
|
; CHECK-32-NEXT: .LBB6_1: # %entry
|
|
; CHECK-32-NEXT: #
|
|
; CHECK-32-NEXT: stwu r0, -4096(r1)
|
|
; CHECK-32-NEXT: bdnz .LBB6_1
|
|
; CHECK-32-NEXT: # %bb.2: # %entry
|
|
; CHECK-32-NEXT: sub r0, r1, r0
|
|
; CHECK-32-NEXT: li r3, 3
|
|
; CHECK-32-NEXT: sub r0, r1, r0
|
|
; CHECK-32-NEXT: stb r3, 16(r1)
|
|
; CHECK-32-NEXT: mr r0, r31
|
|
; CHECK-32-NEXT: lbz r3, 16(r1)
|
|
; CHECK-32-NEXT: lwz r31, 0(r1)
|
|
; CHECK-32-NEXT: mr r1, r31
|
|
; CHECK-32-NEXT: mr r31, r0
|
|
; CHECK-32-NEXT: blr
|
|
entry:
|
|
%a = alloca i8, i64 1073741824
|
|
%b = getelementptr inbounds i8, ptr %a, i64 63
|
|
store volatile i8 3, ptr %a
|
|
%c = load volatile i8, ptr %a
|
|
ret i8 %c
|
|
}
|
|
|
|
define i8 @f7() #0 "stack-probe-size"="65536" nounwind {
|
|
; CHECK-LE-LABEL: f7:
|
|
; CHECK-LE: # %bb.0: # %entry
|
|
; CHECK-LE-NEXT: lis r12, -1
|
|
; CHECK-LE-NEXT: mr r0, r1
|
|
; CHECK-LE-NEXT: ori r12, r12, 13776
|
|
; CHECK-LE-NEXT: stdux r0, r1, r12
|
|
; CHECK-LE-NEXT: li r12, 15258
|
|
; CHECK-LE-NEXT: mtctr r12
|
|
; CHECK-LE-NEXT: lis r12, -1
|
|
; CHECK-LE-NEXT: ori r12, r12, 0
|
|
; CHECK-LE-NEXT: .LBB7_1: # %entry
|
|
; CHECK-LE-NEXT: #
|
|
; CHECK-LE-NEXT: stdux r0, r1, r12
|
|
; CHECK-LE-NEXT: bdnz .LBB7_1
|
|
; CHECK-LE-NEXT: # %bb.2: # %entry
|
|
; CHECK-LE-NEXT: li r3, 3
|
|
; CHECK-LE-NEXT: stb r3, 41(r1)
|
|
; CHECK-LE-NEXT: lbz r3, 41(r1)
|
|
; CHECK-LE-NEXT: ld r1, 0(r1)
|
|
; CHECK-LE-NEXT: blr
|
|
;
|
|
; CHECK-BE-LABEL: f7:
|
|
; CHECK-BE: # %bb.0: # %entry
|
|
; CHECK-BE-NEXT: lis r12, -1
|
|
; CHECK-BE-NEXT: mr r0, r1
|
|
; CHECK-BE-NEXT: ori r12, r12, 13760
|
|
; CHECK-BE-NEXT: stdux r0, r1, r12
|
|
; CHECK-BE-NEXT: li r12, 15258
|
|
; CHECK-BE-NEXT: mtctr r12
|
|
; CHECK-BE-NEXT: lis r12, -1
|
|
; CHECK-BE-NEXT: ori r12, r12, 0
|
|
; CHECK-BE-NEXT: .LBB7_1: # %entry
|
|
; CHECK-BE-NEXT: #
|
|
; CHECK-BE-NEXT: stdux r0, r1, r12
|
|
; CHECK-BE-NEXT: bdnz .LBB7_1
|
|
; CHECK-BE-NEXT: # %bb.2: # %entry
|
|
; CHECK-BE-NEXT: li r3, 3
|
|
; CHECK-BE-NEXT: stb r3, 57(r1)
|
|
; CHECK-BE-NEXT: lbz r3, 57(r1)
|
|
; CHECK-BE-NEXT: ld r1, 0(r1)
|
|
; CHECK-BE-NEXT: blr
|
|
;
|
|
; CHECK-32-LABEL: f7:
|
|
; CHECK-32: # %bb.0: # %entry
|
|
; CHECK-32-NEXT: lis r12, -1
|
|
; CHECK-32-NEXT: mr r0, r1
|
|
; CHECK-32-NEXT: ori r12, r12, 13808
|
|
; CHECK-32-NEXT: stwux r0, r1, r12
|
|
; CHECK-32-NEXT: li r12, 15258
|
|
; CHECK-32-NEXT: mtctr r12
|
|
; CHECK-32-NEXT: lis r12, -1
|
|
; CHECK-32-NEXT: ori r12, r12, 0
|
|
; CHECK-32-NEXT: .LBB7_1: # %entry
|
|
; CHECK-32-NEXT: #
|
|
; CHECK-32-NEXT: stwux r0, r1, r12
|
|
; CHECK-32-NEXT: bdnz .LBB7_1
|
|
; CHECK-32-NEXT: # %bb.2: # %entry
|
|
; CHECK-32-NEXT: sub r0, r1, r0
|
|
; CHECK-32-NEXT: li r3, 3
|
|
; CHECK-32-NEXT: sub r0, r1, r0
|
|
; CHECK-32-NEXT: stb r3, 9(r1)
|
|
; CHECK-32-NEXT: mr r0, r31
|
|
; CHECK-32-NEXT: lbz r3, 9(r1)
|
|
; CHECK-32-NEXT: lwz r31, 0(r1)
|
|
; CHECK-32-NEXT: mr r1, r31
|
|
; CHECK-32-NEXT: mr r31, r0
|
|
; CHECK-32-NEXT: blr
|
|
entry:
|
|
%a = alloca i8, i64 1000000007
|
|
%b = getelementptr inbounds i8, ptr %a, i64 101
|
|
store volatile i8 3, ptr %a
|
|
%c = load volatile i8, ptr %a
|
|
ret i8 %c
|
|
}
|
|
|
|
attributes #0 = { "probe-stack"="inline-asm" }
|