derek/TheRock
1
0 Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
Files
1a182e2dac58879f215c0fad0f5f78c76dcafe56
TheRock/compiler/amd-llvm/llvm/test/CodeGen/PowerPC/unal-vec-ldst.ll
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
Details
CodeQL / Analyze (python) (push) Canceled after 0s
Details
pre-commit / pre-commit (push) Canceled after 0s
Details
Multi-Arch CI / setup (push) Canceled after 0s
Details
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Details
Setup (Multi-Arch) / setup (push) Canceled after 0s
Details
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Details
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Details
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Details
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Details
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Details
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
Details
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Details
Multi-Arch CI / CI Summary (push) Canceled after 0s
Details
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Details
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Details
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Details
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Details
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Details
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Details
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Details
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Details
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Details
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Details
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Details
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Details
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Details
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

476 lines
11 KiB
LLVM
Raw Blame History

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple powerpc64-unknown-linux-gnu -verify-machineinstrs < %s | FileCheck %s
; RUN: llc -mtriple powerpc64-ibm-aix-xcoff -verify-machineinstrs -vec-extabi < %s | FileCheck %s
define <16 x i8> @test_l_v16i8(ptr %p) #0 {
; CHECK-LABEL: test_l_v16i8:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 15
; CHECK-NEXT: lvsl 3, 0, 3
; CHECK-NEXT: lvx 2, 3, 4
; CHECK-NEXT: lvx 4, 0, 3
; CHECK-NEXT: vperm 2, 4, 2, 3
; CHECK-NEXT: blr
entry:
%r = load <16 x i8>, ptr %p, align 1
ret <16 x i8> %r
}
define <32 x i8> @test_l_v32i8(ptr %p) #0 {
; CHECK-LABEL: test_l_v32i8:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 31
; CHECK-NEXT: lvsl 4, 0, 3
; CHECK-NEXT: lvx 2, 3, 4
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: lvx 5, 3, 4
; CHECK-NEXT: vperm 3, 5, 2, 4
; CHECK-NEXT: lvx 2, 0, 3
; CHECK-NEXT: vperm 2, 2, 5, 4
; CHECK-NEXT: blr
entry:
%r = load <32 x i8>, ptr %p, align 1
ret <32 x i8> %r
}
define <8 x i16> @test_l_v8i16(ptr %p) #0 {
; CHECK-LABEL: test_l_v8i16:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 15
; CHECK-NEXT: lvsl 3, 0, 3
; CHECK-NEXT: lvx 2, 3, 4
; CHECK-NEXT: lvx 4, 0, 3
; CHECK-NEXT: vperm 2, 4, 2, 3
; CHECK-NEXT: blr
entry:
%r = load <8 x i16>, ptr %p, align 2
ret <8 x i16> %r
}
define <16 x i16> @test_l_v16i16(ptr %p) #0 {
; CHECK-LABEL: test_l_v16i16:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 31
; CHECK-NEXT: lvsl 4, 0, 3
; CHECK-NEXT: lvx 2, 3, 4
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: lvx 5, 3, 4
; CHECK-NEXT: vperm 3, 5, 2, 4
; CHECK-NEXT: lvx 2, 0, 3
; CHECK-NEXT: vperm 2, 2, 5, 4
; CHECK-NEXT: blr
entry:
%r = load <16 x i16>, ptr %p, align 2
ret <16 x i16> %r
}
define <4 x i32> @test_l_v4i32(ptr %p) #0 {
; CHECK-LABEL: test_l_v4i32:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 15
; CHECK-NEXT: lvsl 3, 0, 3
; CHECK-NEXT: lvx 2, 3, 4
; CHECK-NEXT: lvx 4, 0, 3
; CHECK-NEXT: vperm 2, 4, 2, 3
; CHECK-NEXT: blr
entry:
%r = load <4 x i32>, ptr %p, align 4
ret <4 x i32> %r
}
define <8 x i32> @test_l_v8i32(ptr %p) #0 {
; CHECK-LABEL: test_l_v8i32:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 31
; CHECK-NEXT: lvsl 4, 0, 3
; CHECK-NEXT: lvx 2, 3, 4
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: lvx 5, 3, 4
; CHECK-NEXT: vperm 3, 5, 2, 4
; CHECK-NEXT: lvx 2, 0, 3
; CHECK-NEXT: vperm 2, 2, 5, 4
; CHECK-NEXT: blr
entry:
%r = load <8 x i32>, ptr %p, align 4
ret <8 x i32> %r
}
define <2 x i64> @test_l_v2i64(ptr %p) #0 {
; CHECK-LABEL: test_l_v2i64:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: lxvd2x 34, 0, 3
; CHECK-NEXT: blr
entry:
%r = load <2 x i64>, ptr %p, align 8
ret <2 x i64> %r
}
define <4 x i64> @test_l_v4i64(ptr %p) #0 {
; CHECK-LABEL: test_l_v4i64:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: lxvd2x 34, 0, 3
; CHECK-NEXT: lxvd2x 35, 3, 4
; CHECK-NEXT: blr
entry:
%r = load <4 x i64>, ptr %p, align 8
ret <4 x i64> %r
}
define <4 x float> @test_l_v4float(ptr %p) #0 {
; CHECK-LABEL: test_l_v4float:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 15
; CHECK-NEXT: lvsl 3, 0, 3
; CHECK-NEXT: lvx 2, 3, 4
; CHECK-NEXT: lvx 4, 0, 3
; CHECK-NEXT: vperm 2, 4, 2, 3
; CHECK-NEXT: blr
entry:
%r = load <4 x float>, ptr %p, align 4
ret <4 x float> %r
}
define <8 x float> @test_l_v8float(ptr %p) #0 {
; CHECK-LABEL: test_l_v8float:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 31
; CHECK-NEXT: lvsl 4, 0, 3
; CHECK-NEXT: lvx 2, 3, 4
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: lvx 5, 3, 4
; CHECK-NEXT: vperm 3, 5, 2, 4
; CHECK-NEXT: lvx 2, 0, 3
; CHECK-NEXT: vperm 2, 2, 5, 4
; CHECK-NEXT: blr
entry:
%r = load <8 x float>, ptr %p, align 4
ret <8 x float> %r
}
define <2 x double> @test_l_v2double(ptr %p) #0 {
; CHECK-LABEL: test_l_v2double:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: lxvd2x 34, 0, 3
; CHECK-NEXT: blr
entry:
%r = load <2 x double>, ptr %p, align 8
ret <2 x double> %r
}
define <4 x double> @test_l_v4double(ptr %p) #0 {
; CHECK-LABEL: test_l_v4double:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: lxvd2x 34, 0, 3
; CHECK-NEXT: lxvd2x 35, 3, 4
; CHECK-NEXT: blr
entry:
%r = load <4 x double>, ptr %p, align 8
ret <4 x double> %r
}
define <16 x i8> @test_l_p8v16i8(ptr %p) #2 {
; CHECK-LABEL: test_l_p8v16i8:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: lxvw4x 34, 0, 3
; CHECK-NEXT: blr
entry:
%r = load <16 x i8>, ptr %p, align 1
ret <16 x i8> %r
}
define <32 x i8> @test_l_p8v32i8(ptr %p) #2 {
; CHECK-LABEL: test_l_p8v32i8:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: lxvw4x 34, 0, 3
; CHECK-NEXT: lxvw4x 35, 3, 4
; CHECK-NEXT: blr
entry:
%r = load <32 x i8>, ptr %p, align 1
ret <32 x i8> %r
}
define <8 x i16> @test_l_p8v8i16(ptr %p) #2 {
; CHECK-LABEL: test_l_p8v8i16:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: lxvw4x 34, 0, 3
; CHECK-NEXT: blr
entry:
%r = load <8 x i16>, ptr %p, align 2
ret <8 x i16> %r
}
define <16 x i16> @test_l_p8v16i16(ptr %p) #2 {
; CHECK-LABEL: test_l_p8v16i16:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: lxvw4x 34, 0, 3
; CHECK-NEXT: lxvw4x 35, 3, 4
; CHECK-NEXT: blr
entry:
%r = load <16 x i16>, ptr %p, align 2
ret <16 x i16> %r
}
define <4 x i32> @test_l_p8v4i32(ptr %p) #2 {
; CHECK-LABEL: test_l_p8v4i32:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: lxvw4x 34, 0, 3
; CHECK-NEXT: blr
entry:
%r = load <4 x i32>, ptr %p, align 4
ret <4 x i32> %r
}
define <8 x i32> @test_l_p8v8i32(ptr %p) #2 {
; CHECK-LABEL: test_l_p8v8i32:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: lxvw4x 34, 0, 3
; CHECK-NEXT: lxvw4x 35, 3, 4
; CHECK-NEXT: blr
entry:
%r = load <8 x i32>, ptr %p, align 4
ret <8 x i32> %r
}
define <2 x i64> @test_l_p8v2i64(ptr %p) #2 {
; CHECK-LABEL: test_l_p8v2i64:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: lxvd2x 34, 0, 3
; CHECK-NEXT: blr
entry:
%r = load <2 x i64>, ptr %p, align 8
ret <2 x i64> %r
}
define <4 x i64> @test_l_p8v4i64(ptr %p) #2 {
; CHECK-LABEL: test_l_p8v4i64:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: lxvd2x 34, 0, 3
; CHECK-NEXT: lxvd2x 35, 3, 4
; CHECK-NEXT: blr
entry:
%r = load <4 x i64>, ptr %p, align 8
ret <4 x i64> %r
}
define <4 x float> @test_l_p8v4float(ptr %p) #2 {
; CHECK-LABEL: test_l_p8v4float:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: lxvw4x 34, 0, 3
; CHECK-NEXT: blr
entry:
%r = load <4 x float>, ptr %p, align 4
ret <4 x float> %r
}
define <8 x float> @test_l_p8v8float(ptr %p) #2 {
; CHECK-LABEL: test_l_p8v8float:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: lxvw4x 34, 0, 3
; CHECK-NEXT: lxvw4x 35, 3, 4
; CHECK-NEXT: blr
entry:
%r = load <8 x float>, ptr %p, align 4
ret <8 x float> %r
}
define <2 x double> @test_l_p8v2double(ptr %p) #2 {
; CHECK-LABEL: test_l_p8v2double:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: lxvd2x 34, 0, 3
; CHECK-NEXT: blr
entry:
%r = load <2 x double>, ptr %p, align 8
ret <2 x double> %r
}
define <4 x double> @test_l_p8v4double(ptr %p) #2 {
; CHECK-LABEL: test_l_p8v4double:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: lxvd2x 34, 0, 3
; CHECK-NEXT: lxvd2x 35, 3, 4
; CHECK-NEXT: blr
entry:
%r = load <4 x double>, ptr %p, align 8
ret <4 x double> %r
}
define void @test_s_v16i8(ptr %p, <16 x i8> %v) #0 {
; CHECK-LABEL: test_s_v16i8:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: stxvw4x 34, 0, 3
; CHECK-NEXT: blr
entry:
store <16 x i8> %v, ptr %p, align 1
ret void
}
define void @test_s_v32i8(ptr %p, <32 x i8> %v) #0 {
; CHECK-LABEL: test_s_v32i8:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: stxvw4x 34, 0, 3
; CHECK-NEXT: stxvw4x 35, 3, 4
; CHECK-NEXT: blr
entry:
store <32 x i8> %v, ptr %p, align 1
ret void
}
define void @test_s_v8i16(ptr %p, <8 x i16> %v) #0 {
; CHECK-LABEL: test_s_v8i16:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: stxvw4x 34, 0, 3
; CHECK-NEXT: blr
entry:
store <8 x i16> %v, ptr %p, align 2
ret void
}
define void @test_s_v16i16(ptr %p, <16 x i16> %v) #0 {
; CHECK-LABEL: test_s_v16i16:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: stxvw4x 34, 0, 3
; CHECK-NEXT: stxvw4x 35, 3, 4
; CHECK-NEXT: blr
entry:
store <16 x i16> %v, ptr %p, align 2
ret void
}
define void @test_s_v4i32(ptr %p, <4 x i32> %v) #0 {
; CHECK-LABEL: test_s_v4i32:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: stxvw4x 34, 0, 3
; CHECK-NEXT: blr
entry:
store <4 x i32> %v, ptr %p, align 4
ret void
}
define void @test_s_v8i32(ptr %p, <8 x i32> %v) #0 {
; CHECK-LABEL: test_s_v8i32:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: stxvw4x 34, 0, 3
; CHECK-NEXT: stxvw4x 35, 3, 4
; CHECK-NEXT: blr
entry:
store <8 x i32> %v, ptr %p, align 4
ret void
}
define void @test_s_v2i64(ptr %p, <2 x i64> %v) #0 {
; CHECK-LABEL: test_s_v2i64:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: stxvd2x 34, 0, 3
; CHECK-NEXT: blr
entry:
store <2 x i64> %v, ptr %p, align 8
ret void
}
define void @test_s_v4i64(ptr %p, <4 x i64> %v) #0 {
; CHECK-LABEL: test_s_v4i64:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: stxvd2x 34, 0, 3
; CHECK-NEXT: stxvd2x 35, 3, 4
; CHECK-NEXT: blr
entry:
store <4 x i64> %v, ptr %p, align 8
ret void
}
define void @test_s_v4float(ptr %p, <4 x float> %v) #0 {
; CHECK-LABEL: test_s_v4float:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: stxvw4x 34, 0, 3
; CHECK-NEXT: blr
entry:
store <4 x float> %v, ptr %p, align 4
ret void
}
define void @test_s_v8float(ptr %p, <8 x float> %v) #0 {
; CHECK-LABEL: test_s_v8float:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: stxvw4x 34, 0, 3
; CHECK-NEXT: stxvw4x 35, 3, 4
; CHECK-NEXT: blr
entry:
store <8 x float> %v, ptr %p, align 4
ret void
}
define void @test_s_v2double(ptr %p, <2 x double> %v) #0 {
; CHECK-LABEL: test_s_v2double:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: stxvd2x 34, 0, 3
; CHECK-NEXT: blr
entry:
store <2 x double> %v, ptr %p, align 8
ret void
}
define void @test_s_v4double(ptr %p, <4 x double> %v) #0 {
; CHECK-LABEL: test_s_v4double:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 4, 16
; CHECK-NEXT: stxvd2x 34, 0, 3
; CHECK-NEXT: stxvd2x 35, 3, 4
; CHECK-NEXT: blr
entry:
store <4 x double> %v, ptr %p, align 8
ret void
}
attributes #0 = { nounwind "target-cpu"="pwr7" }
attributes #2 = { nounwind "target-cpu"="pwr8" }
Reference in new issue View Git Blame Copy Permalink