Files
TheRock/compiler/amd-llvm/llvm/test/CodeGen/RISCV/GlobalISel/regbankselect/fp-arith-f16.mir
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

350 lines
10 KiB
YAML

# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=riscv32 -mattr=+zfh,+d -run-pass=regbankselect \
# RUN: -simplify-mir -verify-machineinstrs %s \
# RUN: -o - | FileCheck %s
# RUN: llc -mtriple=riscv64 -mattr=+zfh,+d -run-pass=regbankselect \
# RUN: -simplify-mir -verify-machineinstrs %s \
# RUN: -o - | FileCheck %s
---
name: fadd_f16
legalized: true
tracksRegLiveness: true
body: |
bb.0:
liveins: $f10_h, $f11_h
; CHECK-LABEL: name: fadd_f16
; CHECK: liveins: $f10_h, $f11_h
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fprb(s16) = COPY $f10_h
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fprb(s16) = COPY $f11_h
; CHECK-NEXT: [[FADD:%[0-9]+]]:fprb(s16) = G_FADD [[COPY]], [[COPY1]]
; CHECK-NEXT: $f10_h = COPY [[FADD]](s16)
; CHECK-NEXT: PseudoRET implicit $f10_h
%0:_(s16) = COPY $f10_h
%1:_(s16) = COPY $f11_h
%2:_(s16) = G_FADD %0, %1
$f10_h = COPY %2(s16)
PseudoRET implicit $f10_h
...
---
name: fsub_f16
legalized: true
tracksRegLiveness: true
body: |
bb.0:
liveins: $f10_h, $f11_h
; CHECK-LABEL: name: fsub_f16
; CHECK: liveins: $f10_h, $f11_h
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fprb(s16) = COPY $f10_h
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fprb(s16) = COPY $f11_h
; CHECK-NEXT: [[FSUB:%[0-9]+]]:fprb(s16) = G_FSUB [[COPY]], [[COPY1]]
; CHECK-NEXT: $f10_h = COPY [[FSUB]](s16)
; CHECK-NEXT: PseudoRET implicit $f10_h
%0:_(s16) = COPY $f10_h
%1:_(s16) = COPY $f11_h
%2:_(s16) = G_FSUB %0, %1
$f10_h = COPY %2(s16)
PseudoRET implicit $f10_h
...
---
name: fmul_f16
legalized: true
tracksRegLiveness: true
body: |
bb.0:
liveins: $f10_h, $f11_h
; CHECK-LABEL: name: fmul_f16
; CHECK: liveins: $f10_h, $f11_h
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fprb(s16) = COPY $f10_h
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fprb(s16) = COPY $f11_h
; CHECK-NEXT: [[FMUL:%[0-9]+]]:fprb(s16) = G_FMUL [[COPY]], [[COPY1]]
; CHECK-NEXT: $f10_h = COPY [[FMUL]](s16)
; CHECK-NEXT: PseudoRET implicit $f10_h
%0:_(s16) = COPY $f10_h
%1:_(s16) = COPY $f11_h
%2:_(s16) = G_FMUL %0, %1
$f10_h = COPY %2(s16)
PseudoRET implicit $f10_h
...
---
name: fdiv_f16
legalized: true
tracksRegLiveness: true
body: |
bb.0:
liveins: $f10_h, $f11_h
; CHECK-LABEL: name: fdiv_f16
; CHECK: liveins: $f10_h, $f11_h
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fprb(s16) = COPY $f10_h
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fprb(s16) = COPY $f11_h
; CHECK-NEXT: [[FDIV:%[0-9]+]]:fprb(s16) = G_FDIV [[COPY]], [[COPY1]]
; CHECK-NEXT: $f10_h = COPY [[FDIV]](s16)
; CHECK-NEXT: PseudoRET implicit $f10_h
%0:_(s16) = COPY $f10_h
%1:_(s16) = COPY $f11_h
%2:_(s16) = G_FDIV %0, %1
$f10_h = COPY %2(s16)
PseudoRET implicit $f10_h
...
---
name: fma_f16
legalized: true
tracksRegLiveness: true
body: |
bb.0:
liveins: $f10_h, $f11_h, $f12_h
; CHECK-LABEL: name: fma_f16
; CHECK: liveins: $f10_h, $f11_h, $f12_h
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fprb(s16) = COPY $f10_h
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fprb(s16) = COPY $f11_h
; CHECK-NEXT: [[COPY2:%[0-9]+]]:fprb(s16) = COPY $f12_h
; CHECK-NEXT: [[FMA:%[0-9]+]]:fprb(s16) = G_FMA [[COPY]], [[COPY1]], [[COPY2]]
; CHECK-NEXT: $f10_h = COPY [[FMA]](s16)
; CHECK-NEXT: PseudoRET implicit $f10_h
%0:_(s16) = COPY $f10_h
%1:_(s16) = COPY $f11_h
%2:_(s16) = COPY $f12_h
%3:_(s16) = G_FMA %0, %1, %2
$f10_h = COPY %3(s16)
PseudoRET implicit $f10_h
...
---
name: fneg_f16
legalized: true
tracksRegLiveness: true
body: |
bb.0:
liveins: $f10_h
; CHECK-LABEL: name: fneg_f16
; CHECK: liveins: $f10_h
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fprb(s16) = COPY $f10_h
; CHECK-NEXT: [[FNEG:%[0-9]+]]:fprb(s16) = G_FNEG [[COPY]]
; CHECK-NEXT: $f10_h = COPY [[FNEG]](s16)
; CHECK-NEXT: PseudoRET implicit $f10_h
%0:_(s16) = COPY $f10_h
%1:_(s16) = G_FNEG %0
$f10_h = COPY %1(s16)
PseudoRET implicit $f10_h
...
---
name: fabs_f16
legalized: true
tracksRegLiveness: true
body: |
bb.0:
liveins: $f10_h
; CHECK-LABEL: name: fabs_f16
; CHECK: liveins: $f10_h
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fprb(s16) = COPY $f10_h
; CHECK-NEXT: [[FABS:%[0-9]+]]:fprb(s16) = G_FABS [[COPY]]
; CHECK-NEXT: $f10_h = COPY [[FABS]](s16)
; CHECK-NEXT: PseudoRET implicit $f10_h
%0:_(s16) = COPY $f10_h
%1:_(s16) = G_FABS %0
$f10_h = COPY %1(s16)
PseudoRET implicit $f10_h
...
---
name: fsqrt_f16
legalized: true
tracksRegLiveness: true
body: |
bb.0:
liveins: $f10_h
; CHECK-LABEL: name: fsqrt_f16
; CHECK: liveins: $f10_h
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fprb(s16) = COPY $f10_h
; CHECK-NEXT: [[FSQRT:%[0-9]+]]:fprb(s16) = G_FSQRT [[COPY]]
; CHECK-NEXT: $f10_h = COPY [[FSQRT]](s16)
; CHECK-NEXT: PseudoRET implicit $f10_h
%0:_(s16) = COPY $f10_h
%1:_(s16) = G_FSQRT %0
$f10_h = COPY %1(s16)
PseudoRET implicit $f10_h
...
---
name: fmaxnum_f16
legalized: true
tracksRegLiveness: true
body: |
bb.0:
liveins: $f10_h, $f11_h
; CHECK-LABEL: name: fmaxnum_f16
; CHECK: liveins: $f10_h, $f11_h
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fprb(s16) = COPY $f10_h
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fprb(s16) = COPY $f11_h
; CHECK-NEXT: [[FMAXNUM:%[0-9]+]]:fprb(s16) = G_FMAXNUM [[COPY]], [[COPY1]]
; CHECK-NEXT: $f10_h = COPY [[FMAXNUM]](s16)
; CHECK-NEXT: PseudoRET implicit $f10_h
%0:_(s16) = COPY $f10_h
%1:_(s16) = COPY $f11_h
%2:_(s16) = G_FMAXNUM %0, %1
$f10_h = COPY %2(s16)
PseudoRET implicit $f10_h
...
---
name: fminnum_f16
legalized: true
tracksRegLiveness: true
body: |
bb.0:
liveins: $f10_h, $f11_h
; CHECK-LABEL: name: fminnum_f16
; CHECK: liveins: $f10_h, $f11_h
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fprb(s16) = COPY $f10_h
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fprb(s16) = COPY $f11_h
; CHECK-NEXT: [[FMINNUM:%[0-9]+]]:fprb(s16) = G_FMINNUM [[COPY]], [[COPY1]]
; CHECK-NEXT: $f10_h = COPY [[FMINNUM]](s16)
; CHECK-NEXT: PseudoRET implicit $f10_h
%0:_(s16) = COPY $f10_h
%1:_(s16) = COPY $f11_h
%2:_(s16) = G_FMINNUM %0, %1
$f10_h = COPY %2(s16)
PseudoRET implicit $f10_h
...
---
name: fcopysign_f16_f16
legalized: true
tracksRegLiveness: true
body: |
bb.0:
liveins: $f10_h, $f11_h
; CHECK-LABEL: name: fcopysign_f16_f16
; CHECK: liveins: $f10_h, $f11_h
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fprb(s16) = COPY $f10_h
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fprb(s16) = COPY $f11_h
; CHECK-NEXT: [[FCOPYSIGN:%[0-9]+]]:fprb(s16) = G_FCOPYSIGN [[COPY]], [[COPY1]](s16)
; CHECK-NEXT: $f10_h = COPY [[FCOPYSIGN]](s16)
; CHECK-NEXT: PseudoRET implicit $f10_h
%0:_(s16) = COPY $f10_h
%1:_(s16) = COPY $f11_h
%2:_(s16) = G_FCOPYSIGN %0, %1
$f10_h = COPY %2(s16)
PseudoRET implicit $f10_h
...
---
name: fcopysign_f16_f32
legalized: true
tracksRegLiveness: true
body: |
bb.0:
liveins: $f10_h, $f11_f
; CHECK-LABEL: name: fcopysign_f16_f32
; CHECK: liveins: $f10_h, $f11_f
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fprb(s16) = COPY $f10_h
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fprb(s32) = COPY $f11_f
; CHECK-NEXT: [[FCOPYSIGN:%[0-9]+]]:fprb(s16) = G_FCOPYSIGN [[COPY]], [[COPY1]](s32)
; CHECK-NEXT: $f10_h = COPY [[FCOPYSIGN]](s16)
; CHECK-NEXT: PseudoRET implicit $f10_h
%0:_(s16) = COPY $f10_h
%1:_(s32) = COPY $f11_f
%2:_(s16) = G_FCOPYSIGN %0, %1
$f10_h = COPY %2(s16)
PseudoRET implicit $f10_h
...
---
name: fcopysign_f32_f16
legalized: true
tracksRegLiveness: true
body: |
bb.0:
liveins: $f10_f, $f11_h
; CHECK-LABEL: name: fcopysign_f32_f16
; CHECK: liveins: $f10_f, $f11_h
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fprb(s32) = COPY $f10_f
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fprb(s16) = COPY $f11_h
; CHECK-NEXT: [[FCOPYSIGN:%[0-9]+]]:fprb(s32) = G_FCOPYSIGN [[COPY]], [[COPY1]](s16)
; CHECK-NEXT: $f10_f = COPY [[FCOPYSIGN]](s32)
; CHECK-NEXT: PseudoRET implicit $f10_f
%0:_(s32) = COPY $f10_f
%1:_(s16) = COPY $f11_h
%2:_(s32) = G_FCOPYSIGN %0, %1
$f10_f = COPY %2(s32)
PseudoRET implicit $f10_f
...
---
name: fcopysign_f16_f64
legalized: true
tracksRegLiveness: true
body: |
bb.0:
liveins: $f10_h, $f11_d
; CHECK-LABEL: name: fcopysign_f16_f64
; CHECK: liveins: $f10_h, $f11_d
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fprb(s16) = COPY $f10_h
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fprb(s64) = COPY $f11_d
; CHECK-NEXT: [[FCOPYSIGN:%[0-9]+]]:fprb(s16) = G_FCOPYSIGN [[COPY]], [[COPY1]](s64)
; CHECK-NEXT: $f10_h = COPY [[FCOPYSIGN]](s16)
; CHECK-NEXT: PseudoRET implicit $f10_h
%0:_(s16) = COPY $f10_h
%1:_(s64) = COPY $f11_d
%2:_(s16) = G_FCOPYSIGN %0, %1
$f10_h = COPY %2(s16)
PseudoRET implicit $f10_h
...
---
name: fcopysign_f64_f16
legalized: true
tracksRegLiveness: true
body: |
bb.0:
liveins: $f10_d, $f11_h
; CHECK-LABEL: name: fcopysign_f64_f16
; CHECK: liveins: $f10_d, $f11_h
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fprb(s64) = COPY $f10_d
; CHECK-NEXT: [[COPY1:%[0-9]+]]:fprb(s16) = COPY $f11_h
; CHECK-NEXT: [[FCOPYSIGN:%[0-9]+]]:fprb(s64) = G_FCOPYSIGN [[COPY]], [[COPY1]](s16)
; CHECK-NEXT: $f10_d = COPY [[FCOPYSIGN]](s64)
; CHECK-NEXT: PseudoRET implicit $f10_d
%0:_(s64) = COPY $f10_d
%1:_(s16) = COPY $f11_h
%2:_(s64) = G_FCOPYSIGN %0, %1
$f10_d = COPY %2(s64)
PseudoRET implicit $f10_d
...