Files
TheRock/compiler/amd-llvm/llvm/test/CodeGen/RISCV/inline-asm-zdinx-constraint-r.ll
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

140 lines
4.6 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc -mtriple=riscv32 -mattr=+zdinx -target-abi=ilp32 -verify-machineinstrs < %s \
; RUN: | FileCheck -check-prefix=RV32FINX %s
; RUN: llc -mtriple=riscv64 -mattr=+zdinx -target-abi=lp64 -verify-machineinstrs < %s \
; RUN: | FileCheck -check-prefix=RV64FINX %s
@gd = external global double
define double @constraint_r_double(double %a) nounwind {
; RV32FINX-LABEL: constraint_r_double:
; RV32FINX: # %bb.0:
; RV32FINX-NEXT: lui a2, %hi(gd)
; RV32FINX-NEXT: lw a3, %lo(gd+4)(a2)
; RV32FINX-NEXT: lw a2, %lo(gd)(a2)
; RV32FINX-NEXT: #APP
; RV32FINX-NEXT: fadd.d a0, a0, a2
; RV32FINX-NEXT: #NO_APP
; RV32FINX-NEXT: ret
;
; RV64FINX-LABEL: constraint_r_double:
; RV64FINX: # %bb.0:
; RV64FINX-NEXT: lui a1, %hi(gd)
; RV64FINX-NEXT: ld a1, %lo(gd)(a1)
; RV64FINX-NEXT: #APP
; RV64FINX-NEXT: fadd.d a0, a0, a1
; RV64FINX-NEXT: #NO_APP
; RV64FINX-NEXT: ret
%1 = load double, ptr @gd
%2 = tail call double asm "fadd.d $0, $1, $2", "=r,r,r"(double %a, double %1)
ret double %2
}
define double @constraint_cr_double(double %a) nounwind {
; RV32FINX-LABEL: constraint_cr_double:
; RV32FINX: # %bb.0:
; RV32FINX-NEXT: lui a2, %hi(gd)
; RV32FINX-NEXT: lw a3, %lo(gd+4)(a2)
; RV32FINX-NEXT: lw a2, %lo(gd)(a2)
; RV32FINX-NEXT: #APP
; RV32FINX-NEXT: fadd.d a0, a0, a2
; RV32FINX-NEXT: #NO_APP
; RV32FINX-NEXT: ret
;
; RV64FINX-LABEL: constraint_cr_double:
; RV64FINX: # %bb.0:
; RV64FINX-NEXT: lui a1, %hi(gd)
; RV64FINX-NEXT: ld a1, %lo(gd)(a1)
; RV64FINX-NEXT: #APP
; RV64FINX-NEXT: fadd.d a0, a0, a1
; RV64FINX-NEXT: #NO_APP
; RV64FINX-NEXT: ret
%1 = load double, ptr @gd
%2 = tail call double asm "fadd.d $0, $1, $2", "=^cr,^cr,^cr"(double %a, double %1)
ret double %2
}
define double @constraint_double_abi_name(double %a) nounwind {
; RV32FINX-LABEL: constraint_double_abi_name:
; RV32FINX: # %bb.0:
; RV32FINX-NEXT: addi sp, sp, -16
; RV32FINX-NEXT: sw s0, 12(sp) # 4-byte Folded Spill
; RV32FINX-NEXT: sw s1, 8(sp) # 4-byte Folded Spill
; RV32FINX-NEXT: lui a2, %hi(gd)
; RV32FINX-NEXT: lw s0, %lo(gd)(a2)
; RV32FINX-NEXT: lw s1, %lo(gd+4)(a2)
; RV32FINX-NEXT: #APP
; RV32FINX-NEXT: fadd.d t1, a0, s0
; RV32FINX-NEXT: #NO_APP
; RV32FINX-NEXT: fmv.d a0, t1
; RV32FINX-NEXT: lw s0, 12(sp) # 4-byte Folded Reload
; RV32FINX-NEXT: lw s1, 8(sp) # 4-byte Folded Reload
; RV32FINX-NEXT: addi sp, sp, 16
; RV32FINX-NEXT: ret
;
; RV64FINX-LABEL: constraint_double_abi_name:
; RV64FINX: # %bb.0:
; RV64FINX-NEXT: addi sp, sp, -16
; RV64FINX-NEXT: sd s0, 8(sp) # 8-byte Folded Spill
; RV64FINX-NEXT: lui a1, %hi(gd)
; RV64FINX-NEXT: ld s0, %lo(gd)(a1)
; RV64FINX-NEXT: #APP
; RV64FINX-NEXT: fadd.d t1, a0, s0
; RV64FINX-NEXT: #NO_APP
; RV64FINX-NEXT: mv a0, t1
; RV64FINX-NEXT: ld s0, 8(sp) # 8-byte Folded Reload
; RV64FINX-NEXT: addi sp, sp, 16
; RV64FINX-NEXT: ret
%1 = load double, ptr @gd
%2 = tail call double asm "fadd.d $0, $1, $2", "={t1},{a0},{s0}"(double %a, double %1)
ret double %2
}
define double @constraint_f_double(double %a) nounwind {
; RV32FINX-LABEL: constraint_f_double:
; RV32FINX: # %bb.0:
; RV32FINX-NEXT: lui a2, %hi(gd)
; RV32FINX-NEXT: lw a3, %lo(gd+4)(a2)
; RV32FINX-NEXT: lw a2, %lo(gd)(a2)
; RV32FINX-NEXT: #APP
; RV32FINX-NEXT: fadd.d a0, a0, a2
; RV32FINX-NEXT: #NO_APP
; RV32FINX-NEXT: ret
;
; RV64FINX-LABEL: constraint_f_double:
; RV64FINX: # %bb.0:
; RV64FINX-NEXT: lui a1, %hi(gd)
; RV64FINX-NEXT: ld a1, %lo(gd)(a1)
; RV64FINX-NEXT: #APP
; RV64FINX-NEXT: fadd.d a0, a0, a1
; RV64FINX-NEXT: #NO_APP
; RV64FINX-NEXT: ret
%1 = load double, ptr @gd
%2 = tail call double asm "fadd.d $0, $1, $2", "=f,f,f"(double %a, double %1)
ret double %2
}
define double @constraint_cf_double(double %a) nounwind {
; RV32FINX-LABEL: constraint_cf_double:
; RV32FINX: # %bb.0:
; RV32FINX-NEXT: lui a2, %hi(gd)
; RV32FINX-NEXT: lw a3, %lo(gd+4)(a2)
; RV32FINX-NEXT: lw a2, %lo(gd)(a2)
; RV32FINX-NEXT: #APP
; RV32FINX-NEXT: fadd.d a0, a0, a2
; RV32FINX-NEXT: #NO_APP
; RV32FINX-NEXT: ret
;
; RV64FINX-LABEL: constraint_cf_double:
; RV64FINX: # %bb.0:
; RV64FINX-NEXT: lui a1, %hi(gd)
; RV64FINX-NEXT: ld a1, %lo(gd)(a1)
; RV64FINX-NEXT: #APP
; RV64FINX-NEXT: fadd.d a0, a0, a1
; RV64FINX-NEXT: #NO_APP
; RV64FINX-NEXT: ret
%1 = load double, ptr @gd
%2 = tail call double asm "fadd.d $0, $1, $2", "=^cf,^cf,^cf"(double %a, double %1)
ret double %2
}