derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
137 lines
4.9 KiB
YAML
137 lines
4.9 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 5
|
|
# RUN: llc -mtriple=riscv32 -x mir -run-pass=machine-outliner -simplify-mir -verify-machineinstrs < %s \
|
|
# RUN: | FileCheck -check-prefixes=RV32I-MO %s
|
|
# RUN: llc -mtriple=riscv64 -x mir -run-pass=machine-outliner -simplify-mir -verify-machineinstrs < %s \
|
|
# RUN: | FileCheck -check-prefixes=RV64I-MO %s
|
|
|
|
# MIR has been edited by hand to have x5 as live out in @dont_outline
|
|
|
|
---
|
|
|
|
name: outline_0
|
|
tracksRegLiveness: true
|
|
isOutlined: false
|
|
body: |
|
|
bb.0:
|
|
liveins: $x10, $x11
|
|
|
|
; RV32I-MO-LABEL: name: outline_0
|
|
; RV32I-MO: liveins: $x10, $x11
|
|
; RV32I-MO-NEXT: {{ $}}
|
|
; RV32I-MO-NEXT: $x5 = PseudoCALLReg target-flags(riscv-call) @OUTLINED_FUNCTION_0, implicit-def $x5, implicit-def $x10, implicit-def $x11, implicit-def $x12, implicit $x10, implicit $x11
|
|
; RV32I-MO-NEXT: PseudoRET implicit $x11
|
|
;
|
|
; RV64I-MO-LABEL: name: outline_0
|
|
; RV64I-MO: liveins: $x10, $x11
|
|
; RV64I-MO-NEXT: {{ $}}
|
|
; RV64I-MO-NEXT: $x5 = PseudoCALLReg target-flags(riscv-call) @OUTLINED_FUNCTION_0, implicit-def $x5, implicit-def $x10, implicit-def $x11, implicit-def $x12, implicit $x10, implicit $x11
|
|
; RV64I-MO-NEXT: PseudoRET implicit $x11
|
|
$x11 = ORI $x11, 1023
|
|
$x12 = ADDI $x10, 17
|
|
$x11 = AND $x12, $x11
|
|
$x10 = SUB $x10, $x11
|
|
PseudoRET implicit $x11
|
|
|
|
...
|
|
---
|
|
|
|
name: dont_outline
|
|
tracksRegLiveness: true
|
|
isOutlined: false
|
|
body: |
|
|
; RV32I-MO-LABEL: name: dont_outline
|
|
; RV32I-MO: bb.0:
|
|
; RV32I-MO-NEXT: liveins: $x10, $x11
|
|
; RV32I-MO-NEXT: {{ $}}
|
|
; RV32I-MO-NEXT: $x11 = ORI $x11, 1023
|
|
; RV32I-MO-NEXT: $x12 = ADDI $x10, 17
|
|
; RV32I-MO-NEXT: $x11 = AND $x12, $x11
|
|
; RV32I-MO-NEXT: $x10 = SUB $x10, $x11
|
|
; RV32I-MO-NEXT: BEQ $x10, $x11, %bb.1
|
|
; RV32I-MO-NEXT: {{ $}}
|
|
; RV32I-MO-NEXT: bb.1:
|
|
; RV32I-MO-NEXT: liveins: $x10, $x5, $x6, $x7, $x28, $x29, $x30, $x31
|
|
; RV32I-MO-NEXT: {{ $}}
|
|
; RV32I-MO-NEXT: PseudoRET implicit $x10, implicit $x5, implicit $x6, implicit $x7, implicit $x28, implicit $x29, implicit $x30, implicit $x31
|
|
;
|
|
; RV64I-MO-LABEL: name: dont_outline
|
|
; RV64I-MO: bb.0:
|
|
; RV64I-MO-NEXT: liveins: $x10, $x11
|
|
; RV64I-MO-NEXT: {{ $}}
|
|
; RV64I-MO-NEXT: $x11 = ORI $x11, 1023
|
|
; RV64I-MO-NEXT: $x12 = ADDI $x10, 17
|
|
; RV64I-MO-NEXT: $x11 = AND $x12, $x11
|
|
; RV64I-MO-NEXT: $x10 = SUB $x10, $x11
|
|
; RV64I-MO-NEXT: BEQ $x10, $x11, %bb.1
|
|
; RV64I-MO-NEXT: {{ $}}
|
|
; RV64I-MO-NEXT: bb.1:
|
|
; RV64I-MO-NEXT: liveins: $x10, $x5, $x6, $x7, $x28, $x29, $x30, $x31
|
|
; RV64I-MO-NEXT: {{ $}}
|
|
; RV64I-MO-NEXT: PseudoRET implicit $x10, implicit $x5, implicit $x6, implicit $x7, implicit $x28, implicit $x29, implicit $x30, implicit $x31
|
|
bb.0:
|
|
liveins: $x10, $x11
|
|
|
|
$x11 = ORI $x11, 1023
|
|
$x12 = ADDI $x10, 17
|
|
$x11 = AND $x12, $x11
|
|
$x10 = SUB $x10, $x11
|
|
BEQ $x10, $x11, %bb.1
|
|
|
|
bb.1:
|
|
liveins: $x10, $x5, $x6, $x7, $x28, $x29, $x30, $x31
|
|
PseudoRET implicit $x10, implicit $x5, implicit $x6, implicit $x7, implicit $x28, implicit $x29, implicit $x30, implicit $x31
|
|
|
|
...
|
|
---
|
|
|
|
name: outline_1
|
|
tracksRegLiveness: true
|
|
isOutlined: false
|
|
body: |
|
|
bb.0:
|
|
liveins: $x10, $x11
|
|
|
|
; RV32I-MO-LABEL: name: outline_1
|
|
; RV32I-MO: liveins: $x10, $x11
|
|
; RV32I-MO-NEXT: {{ $}}
|
|
; RV32I-MO-NEXT: $x5 = PseudoCALLReg target-flags(riscv-call) @OUTLINED_FUNCTION_0, implicit-def $x5, implicit-def $x10, implicit-def $x11, implicit-def $x12, implicit $x10, implicit $x11
|
|
; RV32I-MO-NEXT: PseudoRET implicit $x10
|
|
;
|
|
; RV64I-MO-LABEL: name: outline_1
|
|
; RV64I-MO: liveins: $x10, $x11
|
|
; RV64I-MO-NEXT: {{ $}}
|
|
; RV64I-MO-NEXT: $x5 = PseudoCALLReg target-flags(riscv-call) @OUTLINED_FUNCTION_0, implicit-def $x5, implicit-def $x10, implicit-def $x11, implicit-def $x12, implicit $x10, implicit $x11
|
|
; RV64I-MO-NEXT: PseudoRET implicit $x10
|
|
$x11 = ORI $x11, 1023
|
|
$x12 = ADDI $x10, 17
|
|
$x11 = AND $x12, $x11
|
|
$x10 = SUB $x10, $x11
|
|
PseudoRET implicit $x10
|
|
|
|
...
|
|
---
|
|
name: outline_2
|
|
tracksRegLiveness: true
|
|
isOutlined: false
|
|
body: |
|
|
bb.0:
|
|
liveins: $x10, $x11
|
|
|
|
; RV32I-MO-LABEL: name: outline_2
|
|
; RV32I-MO: liveins: $x10, $x11
|
|
; RV32I-MO-NEXT: {{ $}}
|
|
; RV32I-MO-NEXT: $x5 = PseudoCALLReg target-flags(riscv-call) @OUTLINED_FUNCTION_0, implicit-def $x5, implicit-def $x10, implicit-def $x11, implicit-def $x12, implicit $x10, implicit $x11
|
|
; RV32I-MO-NEXT: PseudoRET implicit $x12
|
|
;
|
|
; RV64I-MO-LABEL: name: outline_2
|
|
; RV64I-MO: liveins: $x10, $x11
|
|
; RV64I-MO-NEXT: {{ $}}
|
|
; RV64I-MO-NEXT: $x5 = PseudoCALLReg target-flags(riscv-call) @OUTLINED_FUNCTION_0, implicit-def $x5, implicit-def $x10, implicit-def $x11, implicit-def $x12, implicit $x10, implicit $x11
|
|
; RV64I-MO-NEXT: PseudoRET implicit $x12
|
|
$x11 = ORI $x11, 1023
|
|
$x12 = ADDI $x10, 17
|
|
$x11 = AND $x12, $x11
|
|
$x10 = SUB $x10, $x11
|
|
PseudoRET implicit $x12
|
|
...
|