Files
TheRock/compiler/amd-llvm/llvm/test/CodeGen/RISCV/rvv/cttz-elts-scalarize.ll
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

262 lines
7.1 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 6
; RUN: llc -mtriple=riscv32 < %s | FileCheck %s --check-prefixes=RV32
; RUN: llc -mtriple=riscv64 < %s | FileCheck %s --check-prefixes=RV64
define i32 @v4i1(<4 x i1> %x) {
; RV32-LABEL: v4i1:
; RV32: # %bb.0:
; RV32-NEXT: mv a1, a0
; RV32-NEXT: lw a0, 0(a0)
; RV32-NEXT: lw a2, 8(a1)
; RV32-NEXT: andi a0, a0, 1
; RV32-NEXT: andi a2, a2, 1
; RV32-NEXT: bnez a0, .LBB0_3
; RV32-NEXT: # %bb.1:
; RV32-NEXT: lw a0, 4(a1)
; RV32-NEXT: andi a0, a0, 1
; RV32-NEXT: seqz a0, a0
; RV32-NEXT: addi a0, a0, 1
; RV32-NEXT: beqz a2, .LBB0_4
; RV32-NEXT: .LBB0_2:
; RV32-NEXT: seqz a1, a2
; RV32-NEXT: li a2, 2
; RV32-NEXT: beq a0, a2, .LBB0_5
; RV32-NEXT: j .LBB0_6
; RV32-NEXT: .LBB0_3:
; RV32-NEXT: seqz a0, a0
; RV32-NEXT: bnez a2, .LBB0_2
; RV32-NEXT: .LBB0_4:
; RV32-NEXT: lw a1, 12(a1)
; RV32-NEXT: andi a1, a1, 1
; RV32-NEXT: seqz a1, a1
; RV32-NEXT: addi a1, a1, 1
; RV32-NEXT: li a2, 2
; RV32-NEXT: bne a0, a2, .LBB0_6
; RV32-NEXT: .LBB0_5:
; RV32-NEXT: addi a0, a1, 2
; RV32-NEXT: .LBB0_6:
; RV32-NEXT: ret
;
; RV64-LABEL: v4i1:
; RV64: # %bb.0:
; RV64-NEXT: mv a1, a0
; RV64-NEXT: ld a0, 0(a0)
; RV64-NEXT: ld a2, 16(a1)
; RV64-NEXT: andi a0, a0, 1
; RV64-NEXT: andi a2, a2, 1
; RV64-NEXT: bnez a0, .LBB0_3
; RV64-NEXT: # %bb.1:
; RV64-NEXT: ld a0, 8(a1)
; RV64-NEXT: andi a0, a0, 1
; RV64-NEXT: seqz a0, a0
; RV64-NEXT: addi a0, a0, 1
; RV64-NEXT: beqz a2, .LBB0_4
; RV64-NEXT: .LBB0_2:
; RV64-NEXT: seqz a1, a2
; RV64-NEXT: li a2, 2
; RV64-NEXT: beq a0, a2, .LBB0_5
; RV64-NEXT: j .LBB0_6
; RV64-NEXT: .LBB0_3:
; RV64-NEXT: seqz a0, a0
; RV64-NEXT: bnez a2, .LBB0_2
; RV64-NEXT: .LBB0_4:
; RV64-NEXT: ld a1, 24(a1)
; RV64-NEXT: andi a1, a1, 1
; RV64-NEXT: seqz a1, a1
; RV64-NEXT: addi a1, a1, 1
; RV64-NEXT: li a2, 2
; RV64-NEXT: bne a0, a2, .LBB0_6
; RV64-NEXT: .LBB0_5:
; RV64-NEXT: addi a0, a1, 2
; RV64-NEXT: .LBB0_6:
; RV64-NEXT: ret
%y = call i32 @llvm.experimental.cttz.elts(<4 x i1> %x, i1 false)
ret i32 %y
}
define i32 @v4i32(<4 x i32> %x) {
; RV32-LABEL: v4i32:
; RV32: # %bb.0:
; RV32-NEXT: mv a1, a0
; RV32-NEXT: lw a0, 0(a0)
; RV32-NEXT: lw a2, 8(a1)
; RV32-NEXT: bnez a0, .LBB1_3
; RV32-NEXT: # %bb.1:
; RV32-NEXT: lw a0, 4(a1)
; RV32-NEXT: seqz a0, a0
; RV32-NEXT: addi a0, a0, 1
; RV32-NEXT: beqz a2, .LBB1_4
; RV32-NEXT: .LBB1_2:
; RV32-NEXT: seqz a1, a2
; RV32-NEXT: li a2, 2
; RV32-NEXT: beq a0, a2, .LBB1_5
; RV32-NEXT: j .LBB1_6
; RV32-NEXT: .LBB1_3:
; RV32-NEXT: seqz a0, a0
; RV32-NEXT: bnez a2, .LBB1_2
; RV32-NEXT: .LBB1_4:
; RV32-NEXT: lw a1, 12(a1)
; RV32-NEXT: seqz a1, a1
; RV32-NEXT: addi a1, a1, 1
; RV32-NEXT: li a2, 2
; RV32-NEXT: bne a0, a2, .LBB1_6
; RV32-NEXT: .LBB1_5:
; RV32-NEXT: addi a0, a1, 2
; RV32-NEXT: .LBB1_6:
; RV32-NEXT: ret
;
; RV64-LABEL: v4i32:
; RV64: # %bb.0:
; RV64-NEXT: mv a1, a0
; RV64-NEXT: lw a0, 0(a0)
; RV64-NEXT: lw a2, 16(a1)
; RV64-NEXT: bnez a0, .LBB1_3
; RV64-NEXT: # %bb.1:
; RV64-NEXT: lw a0, 8(a1)
; RV64-NEXT: seqz a0, a0
; RV64-NEXT: addi a0, a0, 1
; RV64-NEXT: beqz a2, .LBB1_4
; RV64-NEXT: .LBB1_2:
; RV64-NEXT: seqz a1, a2
; RV64-NEXT: li a2, 2
; RV64-NEXT: beq a0, a2, .LBB1_5
; RV64-NEXT: j .LBB1_6
; RV64-NEXT: .LBB1_3:
; RV64-NEXT: seqz a0, a0
; RV64-NEXT: bnez a2, .LBB1_2
; RV64-NEXT: .LBB1_4:
; RV64-NEXT: lw a1, 24(a1)
; RV64-NEXT: seqz a1, a1
; RV64-NEXT: addi a1, a1, 1
; RV64-NEXT: li a2, 2
; RV64-NEXT: bne a0, a2, .LBB1_6
; RV64-NEXT: .LBB1_5:
; RV64-NEXT: addi a0, a1, 2
; RV64-NEXT: .LBB1_6:
; RV64-NEXT: ret
%y = call i32 @llvm.experimental.cttz.elts(<4 x i32> %x, i1 false)
ret i32 %y
}
define i32 @v4i1_zero_is_poison(<4 x i1> %x) {
; RV32-LABEL: v4i1_zero_is_poison:
; RV32: # %bb.0:
; RV32-NEXT: lw a2, 0(a0)
; RV32-NEXT: lw a1, 8(a0)
; RV32-NEXT: andi a2, a2, 1
; RV32-NEXT: andi a1, a1, 1
; RV32-NEXT: bnez a2, .LBB2_3
; RV32-NEXT: # %bb.1:
; RV32-NEXT: lw a0, 4(a0)
; RV32-NEXT: andi a0, a0, 1
; RV32-NEXT: seqz a0, a0
; RV32-NEXT: addi a0, a0, 1
; RV32-NEXT: beqz a1, .LBB2_4
; RV32-NEXT: .LBB2_2:
; RV32-NEXT: seqz a1, a1
; RV32-NEXT: li a2, 2
; RV32-NEXT: beq a0, a2, .LBB2_5
; RV32-NEXT: j .LBB2_6
; RV32-NEXT: .LBB2_3:
; RV32-NEXT: seqz a0, a2
; RV32-NEXT: bnez a1, .LBB2_2
; RV32-NEXT: .LBB2_4:
; RV32-NEXT: li a1, 1
; RV32-NEXT: li a2, 2
; RV32-NEXT: bne a0, a2, .LBB2_6
; RV32-NEXT: .LBB2_5:
; RV32-NEXT: addi a0, a1, 2
; RV32-NEXT: .LBB2_6:
; RV32-NEXT: ret
;
; RV64-LABEL: v4i1_zero_is_poison:
; RV64: # %bb.0:
; RV64-NEXT: ld a2, 0(a0)
; RV64-NEXT: ld a1, 16(a0)
; RV64-NEXT: andi a2, a2, 1
; RV64-NEXT: andi a1, a1, 1
; RV64-NEXT: bnez a2, .LBB2_3
; RV64-NEXT: # %bb.1:
; RV64-NEXT: ld a0, 8(a0)
; RV64-NEXT: andi a0, a0, 1
; RV64-NEXT: seqz a0, a0
; RV64-NEXT: addi a0, a0, 1
; RV64-NEXT: beqz a1, .LBB2_4
; RV64-NEXT: .LBB2_2:
; RV64-NEXT: seqz a1, a1
; RV64-NEXT: li a2, 2
; RV64-NEXT: beq a0, a2, .LBB2_5
; RV64-NEXT: j .LBB2_6
; RV64-NEXT: .LBB2_3:
; RV64-NEXT: seqz a0, a2
; RV64-NEXT: bnez a1, .LBB2_2
; RV64-NEXT: .LBB2_4:
; RV64-NEXT: li a1, 1
; RV64-NEXT: li a2, 2
; RV64-NEXT: bne a0, a2, .LBB2_6
; RV64-NEXT: .LBB2_5:
; RV64-NEXT: addiw a0, a1, 2
; RV64-NEXT: .LBB2_6:
; RV64-NEXT: ret
%y = call i32 @llvm.experimental.cttz.elts(<4 x i1> %x, i1 true)
ret i32 %y
}
define i32 @v4i32_zero_is_poison(<4 x i32> %x) {
; RV32-LABEL: v4i32_zero_is_poison:
; RV32: # %bb.0:
; RV32-NEXT: lw a2, 0(a0)
; RV32-NEXT: lw a1, 8(a0)
; RV32-NEXT: bnez a2, .LBB3_3
; RV32-NEXT: # %bb.1:
; RV32-NEXT: lw a0, 4(a0)
; RV32-NEXT: seqz a0, a0
; RV32-NEXT: addi a0, a0, 1
; RV32-NEXT: beqz a1, .LBB3_4
; RV32-NEXT: .LBB3_2:
; RV32-NEXT: seqz a1, a1
; RV32-NEXT: li a2, 2
; RV32-NEXT: beq a0, a2, .LBB3_5
; RV32-NEXT: j .LBB3_6
; RV32-NEXT: .LBB3_3:
; RV32-NEXT: seqz a0, a2
; RV32-NEXT: bnez a1, .LBB3_2
; RV32-NEXT: .LBB3_4:
; RV32-NEXT: li a1, 1
; RV32-NEXT: li a2, 2
; RV32-NEXT: bne a0, a2, .LBB3_6
; RV32-NEXT: .LBB3_5:
; RV32-NEXT: addi a0, a1, 2
; RV32-NEXT: .LBB3_6:
; RV32-NEXT: ret
;
; RV64-LABEL: v4i32_zero_is_poison:
; RV64: # %bb.0:
; RV64-NEXT: lw a2, 0(a0)
; RV64-NEXT: lw a1, 16(a0)
; RV64-NEXT: bnez a2, .LBB3_3
; RV64-NEXT: # %bb.1:
; RV64-NEXT: lw a0, 8(a0)
; RV64-NEXT: seqz a0, a0
; RV64-NEXT: addi a0, a0, 1
; RV64-NEXT: beqz a1, .LBB3_4
; RV64-NEXT: .LBB3_2:
; RV64-NEXT: seqz a1, a1
; RV64-NEXT: li a2, 2
; RV64-NEXT: beq a0, a2, .LBB3_5
; RV64-NEXT: j .LBB3_6
; RV64-NEXT: .LBB3_3:
; RV64-NEXT: seqz a0, a2
; RV64-NEXT: bnez a1, .LBB3_2
; RV64-NEXT: .LBB3_4:
; RV64-NEXT: li a1, 1
; RV64-NEXT: li a2, 2
; RV64-NEXT: bne a0, a2, .LBB3_6
; RV64-NEXT: .LBB3_5:
; RV64-NEXT: addiw a0, a1, 2
; RV64-NEXT: .LBB3_6:
; RV64-NEXT: ret
%y = call i32 @llvm.experimental.cttz.elts(<4 x i32> %x, i1 true)
ret i32 %y
}