Files
TheRock/compiler/amd-llvm/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-splat.ll
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

330 lines
11 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -target-abi=ilp32d -mattr=+v,+zvfh,+f,+d -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,CHECK-RV32
; RUN: llc -mtriple=riscv64 -target-abi=lp64d -mattr=+v,+zvfh,+f,+d -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,CHECK-RV64,RV64-ZVFH
; RUN: llc -mtriple=riscv64 -target-abi=lp64d -mattr=+v,+zvfhmin,+f,+d -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,CHECK-RV64,RV64-ZVFHMIN,RV64-ZVFHMIN-NOZFHMIN
; RUN: llc -mtriple=riscv64 -target-abi=lp64d -mattr=+v,+zfhmin,+zvfhmin,+f,+d -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,CHECK-RV64,RV64-ZVFHMIN,RV64_ZVFHMIN-ZFHMIN
define void @splat_v8f16(ptr %x, half %y) {
; CHECK-RV32-LABEL: splat_v8f16:
; CHECK-RV32: # %bb.0:
; CHECK-RV32-NEXT: vsetivli zero, 8, e16, m1, ta, ma
; CHECK-RV32-NEXT: vfmv.v.f v8, fa0
; CHECK-RV32-NEXT: vse16.v v8, (a0)
; CHECK-RV32-NEXT: ret
;
; RV64-ZVFH-LABEL: splat_v8f16:
; RV64-ZVFH: # %bb.0:
; RV64-ZVFH-NEXT: vsetivli zero, 8, e16, m1, ta, ma
; RV64-ZVFH-NEXT: vfmv.v.f v8, fa0
; RV64-ZVFH-NEXT: vse16.v v8, (a0)
; RV64-ZVFH-NEXT: ret
;
; RV64-ZVFHMIN-NOZFHMIN-LABEL: splat_v8f16:
; RV64-ZVFHMIN-NOZFHMIN: # %bb.0:
; RV64-ZVFHMIN-NOZFHMIN-NEXT: fmv.x.w a1, fa0
; RV64-ZVFHMIN-NOZFHMIN-NEXT: vsetivli zero, 8, e16, m1, ta, ma
; RV64-ZVFHMIN-NOZFHMIN-NEXT: vmv.v.x v8, a1
; RV64-ZVFHMIN-NOZFHMIN-NEXT: vse16.v v8, (a0)
; RV64-ZVFHMIN-NOZFHMIN-NEXT: ret
;
; RV64_ZVFHMIN-ZFHMIN-LABEL: splat_v8f16:
; RV64_ZVFHMIN-ZFHMIN: # %bb.0:
; RV64_ZVFHMIN-ZFHMIN-NEXT: fmv.x.h a1, fa0
; RV64_ZVFHMIN-ZFHMIN-NEXT: vsetivli zero, 8, e16, m1, ta, ma
; RV64_ZVFHMIN-ZFHMIN-NEXT: vmv.v.x v8, a1
; RV64_ZVFHMIN-ZFHMIN-NEXT: vse16.v v8, (a0)
; RV64_ZVFHMIN-ZFHMIN-NEXT: ret
%a = insertelement <8 x half> poison, half %y, i32 0
%b = shufflevector <8 x half> %a, <8 x half> poison, <8 x i32> zeroinitializer
store <8 x half> %b, ptr %x
ret void
}
define void @splat_v4f32(ptr %x, float %y) {
; CHECK-LABEL: splat_v4f32:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetivli zero, 4, e32, m1, ta, ma
; CHECK-NEXT: vfmv.v.f v8, fa0
; CHECK-NEXT: vse32.v v8, (a0)
; CHECK-NEXT: ret
%a = insertelement <4 x float> poison, float %y, i32 0
%b = shufflevector <4 x float> %a, <4 x float> poison, <4 x i32> zeroinitializer
store <4 x float> %b, ptr %x
ret void
}
define void @splat_v2f64(ptr %x, double %y) {
; CHECK-LABEL: splat_v2f64:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetivli zero, 2, e64, m1, ta, ma
; CHECK-NEXT: vfmv.v.f v8, fa0
; CHECK-NEXT: vse64.v v8, (a0)
; CHECK-NEXT: ret
%a = insertelement <2 x double> poison, double %y, i32 0
%b = shufflevector <2 x double> %a, <2 x double> poison, <2 x i32> zeroinitializer
store <2 x double> %b, ptr %x
ret void
}
define void @splat_16f16(ptr %x, half %y) {
; CHECK-RV32-LABEL: splat_16f16:
; CHECK-RV32: # %bb.0:
; CHECK-RV32-NEXT: vsetivli zero, 16, e16, m2, ta, ma
; CHECK-RV32-NEXT: vfmv.v.f v8, fa0
; CHECK-RV32-NEXT: vse16.v v8, (a0)
; CHECK-RV32-NEXT: ret
;
; RV64-ZVFH-LABEL: splat_16f16:
; RV64-ZVFH: # %bb.0:
; RV64-ZVFH-NEXT: vsetivli zero, 16, e16, m2, ta, ma
; RV64-ZVFH-NEXT: vfmv.v.f v8, fa0
; RV64-ZVFH-NEXT: vse16.v v8, (a0)
; RV64-ZVFH-NEXT: ret
;
; RV64-ZVFHMIN-NOZFHMIN-LABEL: splat_16f16:
; RV64-ZVFHMIN-NOZFHMIN: # %bb.0:
; RV64-ZVFHMIN-NOZFHMIN-NEXT: fmv.x.w a1, fa0
; RV64-ZVFHMIN-NOZFHMIN-NEXT: vsetivli zero, 16, e16, m2, ta, ma
; RV64-ZVFHMIN-NOZFHMIN-NEXT: vmv.v.x v8, a1
; RV64-ZVFHMIN-NOZFHMIN-NEXT: vse16.v v8, (a0)
; RV64-ZVFHMIN-NOZFHMIN-NEXT: ret
;
; RV64_ZVFHMIN-ZFHMIN-LABEL: splat_16f16:
; RV64_ZVFHMIN-ZFHMIN: # %bb.0:
; RV64_ZVFHMIN-ZFHMIN-NEXT: fmv.x.h a1, fa0
; RV64_ZVFHMIN-ZFHMIN-NEXT: vsetivli zero, 16, e16, m2, ta, ma
; RV64_ZVFHMIN-ZFHMIN-NEXT: vmv.v.x v8, a1
; RV64_ZVFHMIN-ZFHMIN-NEXT: vse16.v v8, (a0)
; RV64_ZVFHMIN-ZFHMIN-NEXT: ret
%a = insertelement <16 x half> poison, half %y, i32 0
%b = shufflevector <16 x half> %a, <16 x half> poison, <16 x i32> zeroinitializer
store <16 x half> %b, ptr %x
ret void
}
define void @splat_v8f32(ptr %x, float %y) {
; CHECK-LABEL: splat_v8f32:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetivli zero, 8, e32, m2, ta, ma
; CHECK-NEXT: vfmv.v.f v8, fa0
; CHECK-NEXT: vse32.v v8, (a0)
; CHECK-NEXT: ret
%a = insertelement <8 x float> poison, float %y, i32 0
%b = shufflevector <8 x float> %a, <8 x float> poison, <8 x i32> zeroinitializer
store <8 x float> %b, ptr %x
ret void
}
define void @splat_v4f64(ptr %x, double %y) {
; CHECK-LABEL: splat_v4f64:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetivli zero, 4, e64, m2, ta, ma
; CHECK-NEXT: vfmv.v.f v8, fa0
; CHECK-NEXT: vse64.v v8, (a0)
; CHECK-NEXT: ret
%a = insertelement <4 x double> poison, double %y, i32 0
%b = shufflevector <4 x double> %a, <4 x double> poison, <4 x i32> zeroinitializer
store <4 x double> %b, ptr %x
ret void
}
define void @splat_64f16(ptr %x, half %y) {
; CHECK-RV32-LABEL: splat_64f16:
; CHECK-RV32: # %bb.0:
; CHECK-RV32-NEXT: li a1, 64
; CHECK-RV32-NEXT: vsetvli zero, a1, e16, m8, ta, ma
; CHECK-RV32-NEXT: vfmv.v.f v8, fa0
; CHECK-RV32-NEXT: vse16.v v8, (a0)
; CHECK-RV32-NEXT: ret
;
; RV64-ZVFH-LABEL: splat_64f16:
; RV64-ZVFH: # %bb.0:
; RV64-ZVFH-NEXT: li a1, 64
; RV64-ZVFH-NEXT: vsetvli zero, a1, e16, m8, ta, ma
; RV64-ZVFH-NEXT: vfmv.v.f v8, fa0
; RV64-ZVFH-NEXT: vse16.v v8, (a0)
; RV64-ZVFH-NEXT: ret
;
; RV64-ZVFHMIN-NOZFHMIN-LABEL: splat_64f16:
; RV64-ZVFHMIN-NOZFHMIN: # %bb.0:
; RV64-ZVFHMIN-NOZFHMIN-NEXT: fmv.x.w a1, fa0
; RV64-ZVFHMIN-NOZFHMIN-NEXT: li a2, 64
; RV64-ZVFHMIN-NOZFHMIN-NEXT: vsetvli zero, a2, e16, m8, ta, ma
; RV64-ZVFHMIN-NOZFHMIN-NEXT: vmv.v.x v8, a1
; RV64-ZVFHMIN-NOZFHMIN-NEXT: vse16.v v8, (a0)
; RV64-ZVFHMIN-NOZFHMIN-NEXT: ret
;
; RV64_ZVFHMIN-ZFHMIN-LABEL: splat_64f16:
; RV64_ZVFHMIN-ZFHMIN: # %bb.0:
; RV64_ZVFHMIN-ZFHMIN-NEXT: fmv.x.h a1, fa0
; RV64_ZVFHMIN-ZFHMIN-NEXT: li a2, 64
; RV64_ZVFHMIN-ZFHMIN-NEXT: vsetvli zero, a2, e16, m8, ta, ma
; RV64_ZVFHMIN-ZFHMIN-NEXT: vmv.v.x v8, a1
; RV64_ZVFHMIN-ZFHMIN-NEXT: vse16.v v8, (a0)
; RV64_ZVFHMIN-ZFHMIN-NEXT: ret
%a = insertelement <64 x half> poison, half %y, i32 0
%b = shufflevector <64 x half> %a, <64 x half> poison, <64 x i32> zeroinitializer
store <64 x half> %b, ptr %x
ret void
}
define void @splat_zero_v8f16(ptr %x) {
; CHECK-LABEL: splat_zero_v8f16:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetivli zero, 8, e16, m1, ta, ma
; CHECK-NEXT: vmv.v.i v8, 0
; CHECK-NEXT: vse16.v v8, (a0)
; CHECK-NEXT: ret
store <8 x half> splat (half 0.0), ptr %x
ret void
}
define void @splat_zero_v4f32(ptr %x) {
; CHECK-LABEL: splat_zero_v4f32:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetivli zero, 4, e32, m1, ta, ma
; CHECK-NEXT: vmv.v.i v8, 0
; CHECK-NEXT: vse32.v v8, (a0)
; CHECK-NEXT: ret
store <4 x float> splat (float 0.0), ptr %x
ret void
}
define void @splat_zero_v2f64(ptr %x) {
; CHECK-LABEL: splat_zero_v2f64:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetivli zero, 2, e64, m1, ta, ma
; CHECK-NEXT: vmv.v.i v8, 0
; CHECK-NEXT: vse64.v v8, (a0)
; CHECK-NEXT: ret
store <2 x double> splat (double 0.0), ptr %x
ret void
}
define void @splat_zero_16f16(ptr %x) {
; CHECK-LABEL: splat_zero_16f16:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetivli zero, 16, e16, m2, ta, ma
; CHECK-NEXT: vmv.v.i v8, 0
; CHECK-NEXT: vse16.v v8, (a0)
; CHECK-NEXT: ret
store <16 x half> splat (half 0.0), ptr %x
ret void
}
define void @splat_zero_v8f32(ptr %x) {
; CHECK-LABEL: splat_zero_v8f32:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetivli zero, 8, e32, m2, ta, ma
; CHECK-NEXT: vmv.v.i v8, 0
; CHECK-NEXT: vse32.v v8, (a0)
; CHECK-NEXT: ret
store <8 x float> splat (float 0.0), ptr %x
ret void
}
define void @splat_zero_v4f64(ptr %x) {
; CHECK-LABEL: splat_zero_v4f64:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetivli zero, 4, e64, m2, ta, ma
; CHECK-NEXT: vmv.v.i v8, 0
; CHECK-NEXT: vse64.v v8, (a0)
; CHECK-NEXT: ret
store <4 x double> splat (double 0.0), ptr %x
ret void
}
define void @splat_negzero_v8f16(ptr %x) {
; CHECK-LABEL: splat_negzero_v8f16:
; CHECK: # %bb.0:
; CHECK-NEXT: lui a1, 1048568
; CHECK-NEXT: vsetivli zero, 8, e16, m1, ta, ma
; CHECK-NEXT: vmv.v.x v8, a1
; CHECK-NEXT: vse16.v v8, (a0)
; CHECK-NEXT: ret
store <8 x half> splat (half -0.0), ptr %x
ret void
}
define void @splat_negzero_v4f32(ptr %x) {
; CHECK-LABEL: splat_negzero_v4f32:
; CHECK: # %bb.0:
; CHECK-NEXT: lui a1, 524288
; CHECK-NEXT: vsetivli zero, 4, e32, m1, ta, ma
; CHECK-NEXT: vmv.v.x v8, a1
; CHECK-NEXT: vse32.v v8, (a0)
; CHECK-NEXT: ret
store <4 x float> splat (float -0.0), ptr %x
ret void
}
define void @splat_negzero_v2f64(ptr %x) {
; CHECK-RV32-LABEL: splat_negzero_v2f64:
; CHECK-RV32: # %bb.0:
; CHECK-RV32-NEXT: fcvt.d.w fa5, zero
; CHECK-RV32-NEXT: fneg.d fa5, fa5
; CHECK-RV32-NEXT: vsetivli zero, 2, e64, m1, ta, ma
; CHECK-RV32-NEXT: vfmv.v.f v8, fa5
; CHECK-RV32-NEXT: vse64.v v8, (a0)
; CHECK-RV32-NEXT: ret
;
; CHECK-RV64-LABEL: splat_negzero_v2f64:
; CHECK-RV64: # %bb.0:
; CHECK-RV64-NEXT: li a1, -1
; CHECK-RV64-NEXT: slli a1, a1, 63
; CHECK-RV64-NEXT: vsetivli zero, 2, e64, m1, ta, ma
; CHECK-RV64-NEXT: vmv.v.x v8, a1
; CHECK-RV64-NEXT: vse64.v v8, (a0)
; CHECK-RV64-NEXT: ret
store <2 x double> splat (double -0.0), ptr %x
ret void
}
define void @splat_negzero_16f16(ptr %x) {
; CHECK-LABEL: splat_negzero_16f16:
; CHECK: # %bb.0:
; CHECK-NEXT: lui a1, 1048568
; CHECK-NEXT: vsetivli zero, 16, e16, m2, ta, ma
; CHECK-NEXT: vmv.v.x v8, a1
; CHECK-NEXT: vse16.v v8, (a0)
; CHECK-NEXT: ret
store <16 x half> splat (half -0.0), ptr %x
ret void
}
define void @splat_negzero_v8f32(ptr %x) {
; CHECK-LABEL: splat_negzero_v8f32:
; CHECK: # %bb.0:
; CHECK-NEXT: lui a1, 524288
; CHECK-NEXT: vsetivli zero, 8, e32, m2, ta, ma
; CHECK-NEXT: vmv.v.x v8, a1
; CHECK-NEXT: vse32.v v8, (a0)
; CHECK-NEXT: ret
store <8 x float> splat (float -0.0), ptr %x
ret void
}
define void @splat_negzero_v4f64(ptr %x) {
; CHECK-RV32-LABEL: splat_negzero_v4f64:
; CHECK-RV32: # %bb.0:
; CHECK-RV32-NEXT: fcvt.d.w fa5, zero
; CHECK-RV32-NEXT: fneg.d fa5, fa5
; CHECK-RV32-NEXT: vsetivli zero, 4, e64, m2, ta, ma
; CHECK-RV32-NEXT: vfmv.v.f v8, fa5
; CHECK-RV32-NEXT: vse64.v v8, (a0)
; CHECK-RV32-NEXT: ret
;
; CHECK-RV64-LABEL: splat_negzero_v4f64:
; CHECK-RV64: # %bb.0:
; CHECK-RV64-NEXT: li a1, -1
; CHECK-RV64-NEXT: slli a1, a1, 63
; CHECK-RV64-NEXT: vsetivli zero, 4, e64, m2, ta, ma
; CHECK-RV64-NEXT: vmv.v.x v8, a1
; CHECK-RV64-NEXT: vse64.v v8, (a0)
; CHECK-RV64-NEXT: ret
store <4 x double> splat (double -0.0), ptr %x
ret void
}
;; NOTE: These prefixes are unused and the list is autogenerated. Do not add tests below this line:
; RV64-ZVFHMIN: {{.*}}