Files
TheRock/compiler/amd-llvm/llvm/test/CodeGen/RISCV/rvv/splat-vector-split-i64-vl-sdnode.ll
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

88 lines
3.3 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -mattr=+v -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK
define i32 @splat_vector_split_i64() {
; CHECK-LABEL: splat_vector_split_i64:
; CHECK: # %bb.0:
; CHECK-NEXT: addi sp, sp, -16
; CHECK-NEXT: .cfi_def_cfa_offset 16
; CHECK-NEXT: vsetvli a0, zero, e64, m1, ta, ma
; CHECK-NEXT: vmv.v.i v10, 3
; CHECK-NEXT: vsetvli a0, zero, e64, m2, ta, ma
; CHECK-NEXT: vmv.v.i v8, 0
; CHECK-NEXT: lui a1, 1044480
; CHECK-NEXT: li a2, 56
; CHECK-NEXT: li a3, 40
; CHECK-NEXT: lui a4, 16
; CHECK-NEXT: lui a0, 4080
; CHECK-NEXT: addi a5, sp, 8
; CHECK-NEXT: sw a1, 8(sp)
; CHECK-NEXT: sw zero, 12(sp)
; CHECK-NEXT: addi a1, a4, -256
; CHECK-NEXT: vsetivli zero, 4, e64, m2, tu, ma
; CHECK-NEXT: vslideup.vi v8, v10, 3
; CHECK-NEXT: vsetvli a4, zero, e64, m2, ta, ma
; CHECK-NEXT: vlse64.v v10, (a5), zero
; CHECK-NEXT: vsrl.vx v12, v8, a2
; CHECK-NEXT: vsrl.vx v14, v8, a3
; CHECK-NEXT: vsrl.vi v16, v8, 24
; CHECK-NEXT: vsll.vx v18, v8, a2
; CHECK-NEXT: vand.vx v14, v14, a1
; CHECK-NEXT: vor.vv v14, v14, v12
; CHECK-NEXT: vand.vx v12, v8, a1
; CHECK-NEXT: vsll.vx v12, v12, a3
; CHECK-NEXT: vor.vv v12, v18, v12
; CHECK-NEXT: vsrl.vi v18, v8, 8
; CHECK-NEXT: vand.vx v16, v16, a0
; CHECK-NEXT: vand.vv v18, v18, v10
; CHECK-NEXT: vor.vv v16, v18, v16
; CHECK-NEXT: lui a1, 61681
; CHECK-NEXT: lui a2, 209715
; CHECK-NEXT: lui a3, 349525
; CHECK-NEXT: addi a1, a1, -241
; CHECK-NEXT: addi a2, a2, 819
; CHECK-NEXT: addi a3, a3, 1365
; CHECK-NEXT: vor.vv v14, v16, v14
; CHECK-NEXT: vsetvli a4, zero, e32, m2, ta, ma
; CHECK-NEXT: vmv.v.x v16, a1
; CHECK-NEXT: vsetvli a1, zero, e64, m2, ta, ma
; CHECK-NEXT: vand.vv v10, v8, v10
; CHECK-NEXT: vand.vx v8, v8, a0
; CHECK-NEXT: vsll.vi v8, v8, 24
; CHECK-NEXT: vsll.vi v10, v10, 8
; CHECK-NEXT: vor.vv v8, v8, v10
; CHECK-NEXT: vsetvli a0, zero, e32, m2, ta, ma
; CHECK-NEXT: vmv.v.x v10, a2
; CHECK-NEXT: vsetvli a0, zero, e64, m2, ta, ma
; CHECK-NEXT: vor.vv v8, v12, v8
; CHECK-NEXT: vsetvli a0, zero, e32, m2, ta, ma
; CHECK-NEXT: vmv.v.x v12, a3
; CHECK-NEXT: vsetvli a0, zero, e64, m2, ta, ma
; CHECK-NEXT: vor.vv v8, v8, v14
; CHECK-NEXT: vsrl.vi v14, v8, 4
; CHECK-NEXT: vand.vv v8, v8, v16
; CHECK-NEXT: vand.vv v14, v14, v16
; CHECK-NEXT: vsll.vi v8, v8, 4
; CHECK-NEXT: vor.vv v8, v14, v8
; CHECK-NEXT: vsrl.vi v14, v8, 2
; CHECK-NEXT: vand.vv v8, v8, v10
; CHECK-NEXT: vand.vv v10, v14, v10
; CHECK-NEXT: vsll.vi v8, v8, 2
; CHECK-NEXT: vor.vv v8, v10, v8
; CHECK-NEXT: vsrl.vi v10, v8, 1
; CHECK-NEXT: vand.vv v8, v8, v12
; CHECK-NEXT: vand.vv v10, v10, v12
; CHECK-NEXT: vadd.vv v8, v8, v8
; CHECK-NEXT: vor.vv v8, v10, v8
; CHECK-NEXT: vslidedown.vi v8, v8, 3
; CHECK-NEXT: vmv.x.s a0, v8
; CHECK-NEXT: addi sp, sp, 16
; CHECK-NEXT: .cfi_def_cfa_offset 0
; CHECK-NEXT: ret
%1 = insertelement <vscale x 2 x i64> zeroinitializer, i64 3, i64 3
%2 = tail call <vscale x 2 x i64> @llvm.bitreverse.nxv2i64(<vscale x 2 x i64> %1)
%3 = extractelement <vscale x 2 x i64> %2, i32 3
%4 = trunc i64 %3 to i32
ret i32 %4
}