Files
TheRock/compiler/amd-llvm/llvm/test/CodeGen/RISCV/rvv/unaligned-loads-stores.ll
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

304 lines
8.7 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple riscv32 -mattr=+d,+zvfh,+v < %s \
; RUN: -verify-machineinstrs | FileCheck %s
; RUN: llc -mtriple riscv64 -mattr=+d,+zvfh,+v < %s \
; RUN: -verify-machineinstrs | FileCheck %s
; RUN: llc -mtriple riscv32 -mattr=+d,+zvfh,+v,+unaligned-vector-mem < %s \
; RUN: -verify-machineinstrs | FileCheck --check-prefix=FAST %s
; RUN: llc -mtriple riscv64 -mattr=+d,+zvfh,+v,+unaligned-vector-mem < %s \
; RUN: -verify-machineinstrs | FileCheck --check-prefix=FAST %s
define <vscale x 1 x i32> @unaligned_load_nxv1i32_a1(ptr %ptr) {
; CHECK-LABEL: unaligned_load_nxv1i32_a1:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetvli a1, zero, e8, mf2, ta, ma
; CHECK-NEXT: vle8.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: unaligned_load_nxv1i32_a1:
; FAST: # %bb.0:
; FAST-NEXT: vsetvli a1, zero, e32, mf2, ta, ma
; FAST-NEXT: vle32.v v8, (a0)
; FAST-NEXT: ret
%v = load <vscale x 1 x i32>, ptr %ptr, align 1
ret <vscale x 1 x i32> %v
}
define <vscale x 1 x i32> @unaligned_load_nxv1i32_a2(ptr %ptr) {
; CHECK-LABEL: unaligned_load_nxv1i32_a2:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetvli a1, zero, e8, mf2, ta, ma
; CHECK-NEXT: vle8.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: unaligned_load_nxv1i32_a2:
; FAST: # %bb.0:
; FAST-NEXT: vsetvli a1, zero, e32, mf2, ta, ma
; FAST-NEXT: vle32.v v8, (a0)
; FAST-NEXT: ret
%v = load <vscale x 1 x i32>, ptr %ptr, align 2
ret <vscale x 1 x i32> %v
}
define <vscale x 1 x i32> @aligned_load_nxv1i32_a4(ptr %ptr) {
; CHECK-LABEL: aligned_load_nxv1i32_a4:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetvli a1, zero, e32, mf2, ta, ma
; CHECK-NEXT: vle32.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: aligned_load_nxv1i32_a4:
; FAST: # %bb.0:
; FAST-NEXT: vsetvli a1, zero, e32, mf2, ta, ma
; FAST-NEXT: vle32.v v8, (a0)
; FAST-NEXT: ret
%v = load <vscale x 1 x i32>, ptr %ptr, align 4
ret <vscale x 1 x i32> %v
}
define <vscale x 1 x i64> @unaligned_load_nxv1i64_a1(ptr %ptr) {
; CHECK-LABEL: unaligned_load_nxv1i64_a1:
; CHECK: # %bb.0:
; CHECK-NEXT: vl1r.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: unaligned_load_nxv1i64_a1:
; FAST: # %bb.0:
; FAST-NEXT: vl1re64.v v8, (a0)
; FAST-NEXT: ret
%v = load <vscale x 1 x i64>, ptr %ptr, align 1
ret <vscale x 1 x i64> %v
}
define <vscale x 1 x i64> @unaligned_load_nxv1i64_a4(ptr %ptr) {
; CHECK-LABEL: unaligned_load_nxv1i64_a4:
; CHECK: # %bb.0:
; CHECK-NEXT: vl1r.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: unaligned_load_nxv1i64_a4:
; FAST: # %bb.0:
; FAST-NEXT: vl1re64.v v8, (a0)
; FAST-NEXT: ret
%v = load <vscale x 1 x i64>, ptr %ptr, align 4
ret <vscale x 1 x i64> %v
}
define <vscale x 1 x i64> @aligned_load_nxv1i64_a8(ptr %ptr) {
; CHECK-LABEL: aligned_load_nxv1i64_a8:
; CHECK: # %bb.0:
; CHECK-NEXT: vl1re64.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: aligned_load_nxv1i64_a8:
; FAST: # %bb.0:
; FAST-NEXT: vl1re64.v v8, (a0)
; FAST-NEXT: ret
%v = load <vscale x 1 x i64>, ptr %ptr, align 8
ret <vscale x 1 x i64> %v
}
define <vscale x 2 x i64> @unaligned_load_nxv2i64_a1(ptr %ptr) {
; CHECK-LABEL: unaligned_load_nxv2i64_a1:
; CHECK: # %bb.0:
; CHECK-NEXT: vl2r.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: unaligned_load_nxv2i64_a1:
; FAST: # %bb.0:
; FAST-NEXT: vl2re64.v v8, (a0)
; FAST-NEXT: ret
%v = load <vscale x 2 x i64>, ptr %ptr, align 1
ret <vscale x 2 x i64> %v
}
define <vscale x 2 x i64> @unaligned_load_nxv2i64_a4(ptr %ptr) {
; CHECK-LABEL: unaligned_load_nxv2i64_a4:
; CHECK: # %bb.0:
; CHECK-NEXT: vl2r.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: unaligned_load_nxv2i64_a4:
; FAST: # %bb.0:
; FAST-NEXT: vl2re64.v v8, (a0)
; FAST-NEXT: ret
%v = load <vscale x 2 x i64>, ptr %ptr, align 4
ret <vscale x 2 x i64> %v
}
define <vscale x 2 x i64> @aligned_load_nxv2i64_a8(ptr %ptr) {
; CHECK-LABEL: aligned_load_nxv2i64_a8:
; CHECK: # %bb.0:
; CHECK-NEXT: vl2re64.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: aligned_load_nxv2i64_a8:
; FAST: # %bb.0:
; FAST-NEXT: vl2re64.v v8, (a0)
; FAST-NEXT: ret
%v = load <vscale x 2 x i64>, ptr %ptr, align 8
ret <vscale x 2 x i64> %v
}
; Masks should always be aligned
define <vscale x 1 x i1> @unaligned_load_nxv1i1_a1(ptr %ptr) {
; CHECK-LABEL: unaligned_load_nxv1i1_a1:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetvli a1, zero, e8, mf8, ta, ma
; CHECK-NEXT: vlm.v v0, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: unaligned_load_nxv1i1_a1:
; FAST: # %bb.0:
; FAST-NEXT: vsetvli a1, zero, e8, mf8, ta, ma
; FAST-NEXT: vlm.v v0, (a0)
; FAST-NEXT: ret
%v = load <vscale x 1 x i1>, ptr %ptr, align 1
ret <vscale x 1 x i1> %v
}
define <vscale x 4 x float> @unaligned_load_nxv4f32_a1(ptr %ptr) {
; CHECK-LABEL: unaligned_load_nxv4f32_a1:
; CHECK: # %bb.0:
; CHECK-NEXT: vl2r.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: unaligned_load_nxv4f32_a1:
; FAST: # %bb.0:
; FAST-NEXT: vl2re32.v v8, (a0)
; FAST-NEXT: ret
%v = load <vscale x 4 x float>, ptr %ptr, align 1
ret <vscale x 4 x float> %v
}
define <vscale x 4 x float> @unaligned_load_nxv4f32_a2(ptr %ptr) {
; CHECK-LABEL: unaligned_load_nxv4f32_a2:
; CHECK: # %bb.0:
; CHECK-NEXT: vl2r.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: unaligned_load_nxv4f32_a2:
; FAST: # %bb.0:
; FAST-NEXT: vl2re32.v v8, (a0)
; FAST-NEXT: ret
%v = load <vscale x 4 x float>, ptr %ptr, align 2
ret <vscale x 4 x float> %v
}
define <vscale x 4 x float> @aligned_load_nxv4f32_a4(ptr %ptr) {
; CHECK-LABEL: aligned_load_nxv4f32_a4:
; CHECK: # %bb.0:
; CHECK-NEXT: vl2re32.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: aligned_load_nxv4f32_a4:
; FAST: # %bb.0:
; FAST-NEXT: vl2re32.v v8, (a0)
; FAST-NEXT: ret
%v = load <vscale x 4 x float>, ptr %ptr, align 4
ret <vscale x 4 x float> %v
}
define <vscale x 8 x half> @unaligned_load_nxv8f16_a1(ptr %ptr) {
; CHECK-LABEL: unaligned_load_nxv8f16_a1:
; CHECK: # %bb.0:
; CHECK-NEXT: vl2r.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: unaligned_load_nxv8f16_a1:
; FAST: # %bb.0:
; FAST-NEXT: vl2re16.v v8, (a0)
; FAST-NEXT: ret
%v = load <vscale x 8 x half>, ptr %ptr, align 1
ret <vscale x 8 x half> %v
}
define <vscale x 8 x half> @aligned_load_nxv8f16_a2(ptr %ptr) {
; CHECK-LABEL: aligned_load_nxv8f16_a2:
; CHECK: # %bb.0:
; CHECK-NEXT: vl2re16.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: aligned_load_nxv8f16_a2:
; FAST: # %bb.0:
; FAST-NEXT: vl2re16.v v8, (a0)
; FAST-NEXT: ret
%v = load <vscale x 8 x half>, ptr %ptr, align 2
ret <vscale x 8 x half> %v
}
define void @unaligned_store_nxv4i32_a1(<vscale x 4 x i32> %x, ptr %ptr) {
; CHECK-LABEL: unaligned_store_nxv4i32_a1:
; CHECK: # %bb.0:
; CHECK-NEXT: vs2r.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: unaligned_store_nxv4i32_a1:
; FAST: # %bb.0:
; FAST-NEXT: vs2r.v v8, (a0)
; FAST-NEXT: ret
store <vscale x 4 x i32> %x, ptr %ptr, align 1
ret void
}
define void @unaligned_store_nxv4i32_a2(<vscale x 4 x i32> %x, ptr %ptr) {
; CHECK-LABEL: unaligned_store_nxv4i32_a2:
; CHECK: # %bb.0:
; CHECK-NEXT: vs2r.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: unaligned_store_nxv4i32_a2:
; FAST: # %bb.0:
; FAST-NEXT: vs2r.v v8, (a0)
; FAST-NEXT: ret
store <vscale x 4 x i32> %x, ptr %ptr, align 2
ret void
}
define void @aligned_store_nxv4i32_a4(<vscale x 4 x i32> %x, ptr %ptr) {
; CHECK-LABEL: aligned_store_nxv4i32_a4:
; CHECK: # %bb.0:
; CHECK-NEXT: vs2r.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: aligned_store_nxv4i32_a4:
; FAST: # %bb.0:
; FAST-NEXT: vs2r.v v8, (a0)
; FAST-NEXT: ret
store <vscale x 4 x i32> %x, ptr %ptr, align 4
ret void
}
define void @unaligned_store_nxv1i16_a1(<vscale x 1 x i16> %x, ptr %ptr) {
; CHECK-LABEL: unaligned_store_nxv1i16_a1:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetvli a1, zero, e8, mf4, ta, ma
; CHECK-NEXT: vse8.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: unaligned_store_nxv1i16_a1:
; FAST: # %bb.0:
; FAST-NEXT: vsetvli a1, zero, e16, mf4, ta, ma
; FAST-NEXT: vse16.v v8, (a0)
; FAST-NEXT: ret
store <vscale x 1 x i16> %x, ptr %ptr, align 1
ret void
}
define void @aligned_store_nxv1i16_a2(<vscale x 1 x i16> %x, ptr %ptr) {
; CHECK-LABEL: aligned_store_nxv1i16_a2:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetvli a1, zero, e16, mf4, ta, ma
; CHECK-NEXT: vse16.v v8, (a0)
; CHECK-NEXT: ret
;
; FAST-LABEL: aligned_store_nxv1i16_a2:
; FAST: # %bb.0:
; FAST-NEXT: vsetvli a1, zero, e16, mf4, ta, ma
; FAST-NEXT: vse16.v v8, (a0)
; FAST-NEXT: ret
store <vscale x 1 x i16> %x, ptr %ptr, align 2
ret void
}