CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
1111 lines
47 KiB
YAML
1111 lines
47 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 5
|
|
# RUN: llc %s -o - -mtriple=riscv64 -mattr=+v,+zvfbfmin -run-pass=riscv-vl-optimizer -verify-machineinstrs | FileCheck %s
|
|
|
|
---
|
|
name: vnsrl_wv_user
|
|
body: |
|
|
bb.0:
|
|
liveins: $x1
|
|
; CHECK-LABEL: name: vnsrl_wv_user
|
|
; CHECK: liveins: $x1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %vl:gprnox0 = COPY $x1
|
|
; CHECK-NEXT: %x:vr = PseudoVADD_VV_MF4 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 4 /* e16 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVNSRL_WV_MF4 $noreg, %x, $noreg, %vl /* vl */, 4 /* e16 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%vl:gprnox0 = COPY $x1
|
|
%x:vr = PseudoVADD_VV_MF4 $noreg, $noreg, $noreg, -1, 4 /* e16 */, 0 /* tu, mu */
|
|
%y:vr = PseudoVNSRL_WV_MF4 $noreg, %x, $noreg, %vl, 4 /* e16 */, 0 /* tu, mu */
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vredsum_vv_user
|
|
body: |
|
|
bb.0:
|
|
liveins: $x1
|
|
; CHECK-LABEL: name: vredsum_vv_user
|
|
; CHECK: liveins: $x1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %vl:gprnox0 = COPY $x1
|
|
; CHECK-NEXT: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVREDSUM_VS_M1_E64 $noreg, %x, $noreg, -1 /* vl=VLMAX */, 6 /* e64 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
; CHECK-NEXT: $v9 = COPY %z
|
|
%vl:gprnox0 = COPY $x1
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 5 /* e32 */, 0 /* tu, mu */
|
|
%y:vr = PseudoVREDSUM_VS_M1_E64 $noreg, %x, $noreg, -1, 6 /* e64 */, 0 /* tu, mu */
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl, 5 /* e32 */, 0 /* tu, mu */
|
|
$v8 = COPY %y
|
|
$v9 = COPY %z
|
|
...
|
|
---
|
|
name: use_largest_common_vl_imm_imm
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: use_largest_common_vl_imm_imm
|
|
; CHECK: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 2 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 2 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
; CHECK-NEXT: $v9 = COPY %z
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1, 3 /* e8 */, 0
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 2, 3 /* e8 */, 0
|
|
$v8 = COPY %y
|
|
$v9 = COPY %z
|
|
...
|
|
---
|
|
name: use_largest_common_vl_same_reg
|
|
body: |
|
|
bb.0:
|
|
liveins: $x1
|
|
; CHECK-LABEL: name: use_largest_common_vl_same_reg
|
|
; CHECK: liveins: $x1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %vl:gprnox0 = COPY $x1
|
|
; CHECK-NEXT: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, %vl /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
; CHECK-NEXT: $v9 = COPY %z
|
|
%vl:gprnox0 = COPY $x1
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl, 3 /* e8 */, 0
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl, 3 /* e8 */, 0
|
|
$v8 = COPY %y
|
|
$v9 = COPY %z
|
|
...
|
|
---
|
|
name: use_largest_common_vl_diff_regs
|
|
body: |
|
|
bb.0:
|
|
liveins: $x1, $x2
|
|
; CHECK-LABEL: name: use_largest_common_vl_diff_regs
|
|
; CHECK: liveins: $x1, $x2
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %vl0:gprnox0 = COPY $x1
|
|
; CHECK-NEXT: %vl1:gprnox0 = COPY $x2
|
|
; CHECK-NEXT: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl0 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
; CHECK-NEXT: $v9 = COPY %z
|
|
%vl0:gprnox0 = COPY $x1
|
|
%vl1:gprnox0 = COPY $x2
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl0, 3 /* e8 */, 0
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl1, 3 /* e8 */, 0
|
|
$v8 = COPY %y
|
|
$v9 = COPY %z
|
|
...
|
|
---
|
|
name: use_largest_common_vl_imm_reg
|
|
body: |
|
|
bb.0:
|
|
liveins: $x1
|
|
; CHECK-LABEL: name: use_largest_common_vl_imm_reg
|
|
; CHECK: liveins: $x1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %vl:gprnox0 = COPY $x1
|
|
; CHECK-NEXT: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
; CHECK-NEXT: $v9 = COPY %z
|
|
%vl:gprnox0 = COPY $x1
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl, 3 /* e8 */, 0
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1, 3 /* e8 */, 0
|
|
$v8 = COPY %y
|
|
$v9 = COPY %z
|
|
...
|
|
---
|
|
name: use_largest_common_vl_imm_vlmax
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: use_largest_common_vl_imm_vlmax
|
|
; CHECK: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, -1 /* vl=VLMAX */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
; CHECK-NEXT: $v9 = COPY %z
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1, 3 /* e8 */, 0
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, -1, 3 /* e8 */, 0
|
|
$v8 = COPY %y
|
|
$v9 = COPY %z
|
|
...
|
|
---
|
|
name: vfcvt_x_f_v_nofpexcept
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: vfcvt_x_f_v_nofpexcept
|
|
; CHECK: %x:vr = nofpexcept PseudoVFCVT_X_F_V_M1 $noreg, $noreg, 0 /* frm=rne */, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vr = nofpexcept PseudoVFCVT_X_F_V_M1 $noreg, $noreg, 0, -1, 3 /* e32 */, 0
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1, 3 /* e8 */, 0
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vfcvt_x_f_v_fpexcept
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: vfcvt_x_f_v_fpexcept
|
|
; CHECK: %x:vr = PseudoVFCVT_X_F_V_M1 $noreg, $noreg, 0 /* frm=rne */, -1 /* vl=VLMAX */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vr = PseudoVFCVT_X_F_V_M1 $noreg, $noreg, 0, -1, 3 /* e32 */, 0
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1, 3 /* e8 */, 0
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vfncvtbf16_f_f_w_nofpexcept
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: vfncvtbf16_f_f_w_nofpexcept
|
|
; CHECK: early-clobber %x:vr = nofpexcept PseudoVFNCVTBF16_F_F_W_M1_E16 $noreg, $noreg, 7 /* frm=dyn */, 1 /* vl */, 4 /* e16 */, 0 /* tu, mu */, implicit $frm
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1 /* vl */, 4 /* e16 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vr = nofpexcept PseudoVFNCVTBF16_F_F_W_M1_E16 $noreg, $noreg, 7, -1, 4 /* e16 */, 0 /* tu, mu */, implicit $frm
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1, 4 /* e16 */, 0
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vfsqrt_nofpexcept
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: vfsqrt_nofpexcept
|
|
; CHECK: %x:vrm2 = nofpexcept PseudoVFSQRT_V_M2_E32 $noreg, $noreg, 7 /* frm=dyn */, 6 /* vl */, 5 /* e32 */, 3 /* ta, ma */, implicit $frm
|
|
; CHECK-NEXT: early-clobber %y:vr = nofpexcept PseudoVFNCVTBF16_F_F_W_M1_E16 $noreg, %x, 7 /* frm=dyn */, 6 /* vl */, 4 /* e16 */, 3 /* ta, ma */, implicit $frm
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vrm2 = nofpexcept PseudoVFSQRT_V_M2_E32 $noreg, $noreg, 7, 8, 5, 3, implicit $frm
|
|
early-clobber %y:vr = nofpexcept PseudoVFNCVTBF16_F_F_W_M1_E16 $noreg, %x, 7, 6, 4, 3, implicit $frm
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vfsqrt_fpexcept
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: vfsqrt_fpexcept
|
|
; CHECK: %x:vrm2 = PseudoVFSQRT_V_M2_E32 $noreg, $noreg, 7 /* frm=dyn */, 8 /* vl */, 5 /* e32 */, 3 /* ta, ma */, implicit $frm
|
|
; CHECK-NEXT: early-clobber %y:vr = nofpexcept PseudoVFNCVTBF16_F_F_W_M1_E16 $noreg, %x, 7 /* frm=dyn */, 6 /* vl */, 4 /* e16 */, 3 /* ta, ma */, implicit $frm
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vrm2 = PseudoVFSQRT_V_M2_E32 $noreg, $noreg, 7, 8, 5, 3, implicit $frm
|
|
early-clobber %y:vr = nofpexcept PseudoVFNCVTBF16_F_F_W_M1_E16 $noreg, %x, 7, 6, 4, 3, implicit $frm
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vfrsqrt7_nofpexcept
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: vfrsqrt7_nofpexcept
|
|
; CHECK: %x:vrm2 = nofpexcept PseudoVFRSQRT7_V_M2_E32 $noreg, $noreg, 1 /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vrm2 = PseudoVADD_VV_M2 $noreg, %x, $noreg, 1 /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8m2 = COPY %y
|
|
%x:vrm2 = nofpexcept PseudoVFRSQRT7_V_M2_E32 $noreg, $noreg, 7, 5, 0
|
|
%y:vrm2 = PseudoVADD_VV_M2 $noreg, %x, $noreg, 1, 5 /* e32 */, 0
|
|
$v8m2 = COPY %y
|
|
...
|
|
---
|
|
name: vfrsqrt7_fpexcept
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: vfrsqrt7_fpexcept
|
|
; CHECK: %x:vrm2 = PseudoVFRSQRT7_V_M2_E32 $noreg, $noreg, 7 /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vrm2 = PseudoVADD_VV_M2 $noreg, %x, $noreg, 1 /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8m2 = COPY %y
|
|
%x:vrm2 = PseudoVFRSQRT7_V_M2_E32 $noreg, $noreg, 7, 5, 0
|
|
%y:vrm2 = PseudoVADD_VV_M2 $noreg, %x, $noreg, 1, 5 /* e32 */, 0
|
|
$v8m2 = COPY %y
|
|
...
|
|
---
|
|
name: vwadd_tied_vs1
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: vwadd_tied_vs1
|
|
; CHECK: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: early-clobber %y:vrm2 = PseudoVWADD_WV_M1_TIED $noreg, %x, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8m2 = COPY %y
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
%y:vrm2 = PseudoVWADD_WV_M1_TIED $noreg, %x, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8m2 = COPY %y
|
|
...
|
|
---
|
|
name: crossbb
|
|
body: |
|
|
; CHECK-LABEL: name: crossbb
|
|
; CHECK: bb.0:
|
|
; CHECK-NEXT: successors: %bb.3(0x80000000)
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: PseudoBR %bb.3
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.1:
|
|
; CHECK-NEXT: %a1:vr = PseudoVADD_VV_M1 $noreg, %c, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %a2:vr = PseudoVADD_VV_M1 $noreg, %a1, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %a2
|
|
; CHECK-NEXT: PseudoRET
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.2:
|
|
; CHECK-NEXT: %b1:vr = PseudoVADD_VV_M1 $noreg, %c, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %b2:vr = PseudoVADD_VV_M1 $noreg, %b1, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %b2
|
|
; CHECK-NEXT: PseudoRET
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.3:
|
|
; CHECK-NEXT: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; CHECK-NEXT: liveins: $x1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %c:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: BEQ $x1, $x0, %bb.1
|
|
; CHECK-NEXT: PseudoBR %bb.2
|
|
bb.0:
|
|
PseudoBR %bb.3
|
|
bb.1:
|
|
%a1:vr = PseudoVADD_VV_M1 $noreg, %c, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
%a2:vr = PseudoVADD_VV_M1 $noreg, %a1, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %a2
|
|
PseudoRET
|
|
bb.2:
|
|
%b1:vr = PseudoVADD_VV_M1 $noreg, %c, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
%b2:vr = PseudoVADD_VV_M1 $noreg, %b1, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %b2
|
|
PseudoRET
|
|
bb.3:
|
|
liveins: $x1
|
|
%c:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
BEQ $x1, $x0, %bb.1
|
|
PseudoBR %bb.2
|
|
...
|
|
---
|
|
name: unreachable
|
|
body: |
|
|
; CHECK-LABEL: name: unreachable
|
|
; CHECK: bb.0:
|
|
; CHECK-NEXT: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %x
|
|
; CHECK-NEXT: PseudoRET
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.1:
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
; CHECK-NEXT: PseudoRET
|
|
bb.0:
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %x
|
|
PseudoRET
|
|
bb.1:
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %y
|
|
PseudoRET
|
|
...
|
|
---
|
|
# Can reduce %x even though %y uses it as a passthru, because %y's inactive elements aren't demanded
|
|
name: passthru_not_demanded
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: passthru_not_demanded
|
|
; CHECK: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 %x, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %z
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
%y:vr = PseudoVADD_VV_M1 %x, $noreg, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %z
|
|
...
|
|
---
|
|
# Can't reduce %x because %y uses it as a passthru, and %y's inactive elements are demanded by %z
|
|
name: passthru_demanded
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: passthru_demanded
|
|
; CHECK: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 %x, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 2 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %z
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
%y:vr = PseudoVADD_VV_M1 %x, $noreg, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 2, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %z
|
|
...
|
|
---
|
|
# Can reduce %x even though %y uses it as a passthru, because %y's inactive elements aren't demanded
|
|
name: passthru_not_demanded_passthru_chain
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: passthru_not_demanded_passthru_chain
|
|
; CHECK: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 %x, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 %y, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %a:vr = PseudoVADD_VV_M1 %z, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %b:vr = PseudoVADD_VV_M1 $noreg, %a, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %b
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
%y:vr = PseudoVADD_VV_M1 %x, $noreg, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
%z:vr = PseudoVADD_VV_M1 %y, $noreg, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
%a:vr = PseudoVADD_VV_M1 %z, $noreg, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
%b:vr = PseudoVADD_VV_M1 $noreg, %a, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %b
|
|
...
|
|
---
|
|
# Can't reduce %x because %y uses it as a passthru, and %y's inactive elements are ultimately demanded in %b
|
|
name: passthru_demanded_passthru_chain
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: passthru_demanded_passthru_chain
|
|
; CHECK: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 %x, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 %y, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %a:vr = PseudoVADD_VV_M1 %z, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %b:vr = PseudoVADD_VV_M1 $noreg, %a, $noreg, 2 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %b
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
%y:vr = PseudoVADD_VV_M1 %x, $noreg, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
%z:vr = PseudoVADD_VV_M1 %y, $noreg, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
%a:vr = PseudoVADD_VV_M1 %z, $noreg, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
%b:vr = PseudoVADD_VV_M1 $noreg, %a, $noreg, 2, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %b
|
|
...
|
|
---
|
|
name: vxsat_dead
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: vxsat_dead
|
|
; CHECK: %x:vr = PseudoVSADDU_VV_M1 $noreg, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */, implicit-def dead $vxsat
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vr = PseudoVSADDU_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */, implicit-def dead $vxsat
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vxsat_not_dead
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: vxsat_not_dead
|
|
; CHECK: %x:vr = PseudoVSADDU_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 3 /* e8 */, 0 /* tu, mu */, implicit-def $vxsat
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vr = PseudoVSADDU_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */, implicit-def $vxsat
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vxsat_instr_dead
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: vxsat_instr_dead
|
|
; CHECK: %x:vr = PseudoVSADDU_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 3 /* e8 */, 0 /* tu, mu */, implicit-def dead $vxsat
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vr = PseudoVSADDU_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */, implicit-def dead $vxsat
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: copy
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: copy
|
|
; CHECK: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = COPY %x
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %z
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
%y:vr = COPY %x
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %z
|
|
...
|
|
---
|
|
name: copy_multiple_users
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: copy_multiple_users
|
|
; CHECK: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 3 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = COPY %x
|
|
; CHECK-NEXT: %z0:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %z1:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 3 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %z0
|
|
; CHECK-NEXT: $v9 = COPY %z1
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
%y:vr = COPY %x
|
|
%z0:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
%z1:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 3, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %z0
|
|
$v9 = COPY %z1
|
|
...
|
|
---
|
|
name: copy_user_invalid_sew
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: copy_user_invalid_sew
|
|
; CHECK: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = COPY %x
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1 /* vl */, 4 /* e16 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %z
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
%y:vr = COPY %x
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1, 4 /* e16 */, 0 /* tu, mu */
|
|
$v8 = COPY %z
|
|
...
|
|
---
|
|
name: phi
|
|
tracksRegLiveness: true
|
|
body: |
|
|
; CHECK-LABEL: name: phi
|
|
; CHECK: bb.0:
|
|
; CHECK-NEXT: successors: %bb.2(0x40000000), %bb.1(0x40000000)
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %w:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: BNE $noreg, $noreg, %bb.2
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.1:
|
|
; CHECK-NEXT: successors: %bb.2(0x80000000)
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.2:
|
|
; CHECK-NEXT: %y:vr = PHI %w, %bb.0, %x, %bb.1
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %z
|
|
bb.0:
|
|
%w:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
BNE $noreg, $noreg, %bb.2
|
|
bb.1:
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
bb.2:
|
|
%y:vr = PHI %w, %bb.0, %x, %bb.1
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %z
|
|
...
|
|
---
|
|
name: phi_user_invalid_sew
|
|
tracksRegLiveness: true
|
|
body: |
|
|
; CHECK-LABEL: name: phi_user_invalid_sew
|
|
; CHECK: bb.0:
|
|
; CHECK-NEXT: successors: %bb.2(0x40000000), %bb.1(0x40000000)
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %w:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: BNE $noreg, $noreg, %bb.2
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.1:
|
|
; CHECK-NEXT: successors: %bb.2(0x80000000)
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.2:
|
|
; CHECK-NEXT: %y:vr = PHI %w, %bb.0, %x, %bb.1
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1 /* vl */, 4 /* e16 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %z
|
|
bb.0:
|
|
%w:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
BNE $noreg, $noreg, %bb.2
|
|
bb.1:
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
bb.2:
|
|
%y:vr = PHI %w, %bb.0, %x, %bb.1
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1, 4 /* e16 */, 0 /* tu, mu */
|
|
$v8 = COPY %z
|
|
...
|
|
---
|
|
name: phi_different_incoming_sew
|
|
tracksRegLiveness: true
|
|
body: |
|
|
; CHECK-LABEL: name: phi_different_incoming_sew
|
|
; CHECK: bb.0:
|
|
; CHECK-NEXT: successors: %bb.2(0x40000000), %bb.1(0x40000000)
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %w:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: BNE $noreg, $noreg, %bb.2
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.1:
|
|
; CHECK-NEXT: successors: %bb.2(0x80000000)
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 4 /* e16 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.2:
|
|
; CHECK-NEXT: %y:vr = PHI %w, %bb.0, %x, %bb.1
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %z
|
|
bb.0:
|
|
%w:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
BNE $noreg, $noreg, %bb.2
|
|
bb.1:
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 4 /* e16 */, 0 /* tu, mu */
|
|
bb.2:
|
|
%y:vr = PHI %w, %bb.0, %x, %bb.1
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %z
|
|
...
|
|
---
|
|
name: phi_cycle_direct
|
|
tracksRegLiveness: true
|
|
body: |
|
|
; CHECK-LABEL: name: phi_cycle_direct
|
|
; CHECK: bb.0:
|
|
; CHECK-NEXT: successors: %bb.1(0x80000000)
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.1:
|
|
; CHECK-NEXT: successors: %bb.1(0x80000000)
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %y:vr = PHI %x, %bb.0, %y, %bb.1
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %z
|
|
; CHECK-NEXT: PseudoBR %bb.1
|
|
bb.0:
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
bb.1:
|
|
%y:vr = PHI %x, %bb.0, %y, %bb.1
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %z
|
|
PseudoBR %bb.1
|
|
...
|
|
---
|
|
name: phi_cycle_indirect
|
|
tracksRegLiveness: true
|
|
body: |
|
|
; CHECK-LABEL: name: phi_cycle_indirect
|
|
; CHECK: bb.0:
|
|
; CHECK-NEXT: successors: %bb.1(0x80000000)
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.1:
|
|
; CHECK-NEXT: successors: %bb.1(0x80000000)
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %y:vr = PHI %x, %bb.0, %z, %bb.1
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1 /* vl */, 3 /* e8 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %z
|
|
; CHECK-NEXT: PseudoBR %bb.1
|
|
bb.0:
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0 /* tu, mu */
|
|
bb.1:
|
|
%y:vr = PHI %x, %bb.0, %z, %bb.1
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
|
|
$v8 = COPY %z
|
|
PseudoBR %bb.1
|
|
...
|
|
---
|
|
name: EMUL_is_unknown
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0.entry:
|
|
; CHECK-LABEL: name: EMUL_is_unknown
|
|
; CHECK: [[PseudoVMCLR_M_B4_:%[0-9]+]]:vr = PseudoVMCLR_M_B4 1 /* vl */, 0 /* e8 */
|
|
; CHECK-NEXT: [[PseudoVMOR_MM_B4_:%[0-9]+]]:vmv0 = PseudoVMOR_MM_B4 [[PseudoVMCLR_M_B4_]], [[PseudoVMCLR_M_B4_]], 1 /* vl */, 0 /* e8 */
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr = COPY $x0
|
|
; CHECK-NEXT: [[PseudoVMV_S_X:%[0-9]+]]:vr = PseudoVMV_S_X $noreg, [[COPY]], 1 /* vl */, 5 /* e32 */
|
|
; CHECK-NEXT: [[PseudoVMV_V_I_M8_:%[0-9]+]]:vrm8 = PseudoVMV_V_I_M8 $noreg, 0, 1 /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: [[PseudoVREDMAX_VS_M8_E32_MASK:%[0-9]+]]:vrnov0 = PseudoVREDMAX_VS_M8_E32_MASK $noreg, killed [[PseudoVMV_V_I_M8_]], killed [[PseudoVMV_S_X]], [[PseudoVMOR_MM_B4_]], 1 /* vl */, 5 /* e32 */, 1 /* ta, mu */
|
|
; CHECK-NEXT: [[PseudoVMV_X_S:%[0-9]+]]:gpr = PseudoVMV_X_S killed [[PseudoVREDMAX_VS_M8_E32_MASK]], 5 /* e32 */
|
|
; CHECK-NEXT: $x10 = COPY [[PseudoVMV_X_S]]
|
|
; CHECK-NEXT: PseudoRET implicit $x10
|
|
%2:vr = PseudoVMCLR_M_B4 -1, 0 /* e8 */
|
|
%3:vmv0 = PseudoVMOR_MM_B4 %2, %2, 1, 0 /* e8 */
|
|
%4:gpr = COPY $x0
|
|
%5:vr = PseudoVMV_S_X $noreg, %4, 1, 5 /* e32 */
|
|
%6:vrm8 = PseudoVMV_V_I_M8 $noreg, 0, 1, 5 /* e32 */, 0 /* tu, mu */
|
|
%7:vrnov0 = PseudoVREDMAX_VS_M8_E32_MASK $noreg, killed %6, killed %5, %3, 1, 5 /* e32 */, 1 /* ta, mu */
|
|
%9:gpr = PseudoVMV_X_S killed %7, 5 /* e32 */
|
|
$x10 = COPY %9
|
|
PseudoRET implicit $x10
|
|
...
|
|
---
|
|
name: vleff_imm
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: vleff_imm
|
|
; CHECK: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 3 /* ta, ma */
|
|
; CHECK-NEXT: %y:vr, %vl:gprnox0 = PseudoVLE8FF_V_M1 $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 3 /* ta, ma */
|
|
; CHECK-NEXT: PseudoVSE8_V_M1 %x, $noreg, %vl /* vl */, 3 /* e8 */
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 3 /* ta, ma */
|
|
%y:vr, %vl:gprnox0 = PseudoVLE8FF_V_M1 $noreg, $noreg, 1, 3 /* e8 */, 3 /* ta, ma */
|
|
PseudoVSE8_V_M1 %x, $noreg, %vl, 3 /* e8 */
|
|
...
|
|
---
|
|
name: vleff_reg_dominates
|
|
body: |
|
|
bb.0:
|
|
liveins: $x8
|
|
; CHECK-LABEL: name: vleff_reg_dominates
|
|
; CHECK: liveins: $x8
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %avl:gprnox0 = COPY $x8
|
|
; CHECK-NEXT: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, %avl /* vl */, 3 /* e8 */, 3 /* ta, ma */
|
|
; CHECK-NEXT: %y:vr, %vl:gprnox0 = PseudoVLE8FF_V_M1 $noreg, $noreg, %avl /* vl */, 3 /* e8 */, 3 /* ta, ma */
|
|
; CHECK-NEXT: PseudoVSE8_V_M1 %x, $noreg, %vl /* vl */, 3 /* e8 */
|
|
%avl:gprnox0 = COPY $x8
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 3 /* ta, ma */
|
|
%y:vr, %vl:gprnox0 = PseudoVLE8FF_V_M1 $noreg, $noreg, %avl, 3 /* e8 */, 3 /* ta, ma */
|
|
PseudoVSE8_V_M1 %x, $noreg, %vl, 3 /* e8 */
|
|
...
|
|
---
|
|
name: vleff_reg_doesnt_dominate
|
|
body: |
|
|
bb.0:
|
|
liveins: $x8
|
|
; CHECK-LABEL: name: vleff_reg_doesnt_dominate
|
|
; CHECK: liveins: $x8
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %avl:gprnox0 = COPY $x8
|
|
; CHECK-NEXT: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, %avl /* vl */, 3 /* e8 */, 3 /* ta, ma */
|
|
; CHECK-NEXT: %y:vr, %vl:gprnox0 = PseudoVLE8FF_V_M1 $noreg, $noreg, %avl /* vl */, 3 /* e8 */, 3 /* ta, ma */
|
|
; CHECK-NEXT: PseudoVSE8_V_M1 %x, $noreg, %vl /* vl */, 3 /* e8 */
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 3 /* ta, ma */
|
|
%avl:gprnox0 = COPY $x8
|
|
%y:vr, %vl:gprnox0 = PseudoVLE8FF_V_M1 $noreg, $noreg, %avl, 3 /* e8 */, 3 /* ta, ma */
|
|
PseudoVSE8_V_M1 %x, $noreg, %vl, 3 /* e8 */
|
|
...
|
|
---
|
|
name: vleff_mask_imm
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: vleff_mask_imm
|
|
; CHECK: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 3 /* ta, ma */
|
|
; CHECK-NEXT: %y:vrnov0, %vl:gprnox0 = PseudoVLE8FF_V_M1_MASK $noreg, $noreg, $noreg, 1 /* vl */, 3 /* e8 */, 3 /* ta, ma */
|
|
; CHECK-NEXT: PseudoVSE8_V_M1 %x, $noreg, %vl /* vl */, 3 /* e8 */
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 3 /* ta, ma */
|
|
%y:vrnov0, %vl:gprnox0 = PseudoVLE8FF_V_M1_MASK $noreg, $noreg, $noreg, 1, 3 /* e8 */, 3 /* ta, ma */
|
|
PseudoVSE8_V_M1 %x, $noreg, %vl, 3 /* e8 */
|
|
...
|
|
---
|
|
name: insert_subreg_bitcast_no_peekthru
|
|
body: |
|
|
bb.0:
|
|
liveins: $v8, $v9, $v10
|
|
|
|
; We should not peekthrough an INSERT_SUBREG if any of its users is not a segmented store or another INSERT_SUBREG.
|
|
; CHECK-LABEL: name: insert_subreg_bitcast_no_peekthru
|
|
; CHECK: liveins: $v8, $v9, $v10
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:vr = COPY $v8
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:vr = COPY $v9
|
|
; CHECK-NEXT: [[PseudoVADD_VV_M1_:%[0-9]+]]:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 5 /* e32 */, 3 /* ta, ma */
|
|
; CHECK-NEXT: [[COPY2:%[0-9]+]]:vr = COPY $v10
|
|
; CHECK-NEXT: [[DEF:%[0-9]+]]:vrn4m1 = IMPLICIT_DEF
|
|
; CHECK-NEXT: [[INSERT_SUBREG:%[0-9]+]]:vrn4m1 = INSERT_SUBREG [[DEF]], [[COPY]], %subreg.sub_vrm1_0
|
|
; CHECK-NEXT: [[INSERT_SUBREG1:%[0-9]+]]:vrn4m1 = INSERT_SUBREG [[INSERT_SUBREG]], [[COPY1]], %subreg.sub_vrm1_1
|
|
; CHECK-NEXT: [[INSERT_SUBREG2:%[0-9]+]]:vrn4m1 = INSERT_SUBREG [[INSERT_SUBREG1]], [[PseudoVADD_VV_M1_]], %subreg.sub_vrm1_2
|
|
; CHECK-NEXT: [[INSERT_SUBREG3:%[0-9]+]]:vrn4m1 = INSERT_SUBREG [[INSERT_SUBREG2]], [[COPY2]], %subreg.sub_vrm1_3
|
|
; CHECK-NEXT: [[COPY3:%[0-9]+]]:vrm4 = COPY [[INSERT_SUBREG3]]
|
|
; CHECK-NEXT: PseudoVSE32_V_M4 [[COPY3]], $noreg, 1 /* vl */, 5 /* e32 */
|
|
; CHECK-NEXT: [[PseudoVADD_VV_M1_1:%[0-9]+]]:vr = PseudoVADD_VV_M1 $noreg, [[PseudoVADD_VV_M1_]], $noreg, 10 /* vl */, 5 /* e32 */, 3 /* ta, ma */
|
|
; CHECK-NEXT: $v10 = COPY [[PseudoVADD_VV_M1_1]]
|
|
; CHECK-NEXT: PseudoRET implicit $v10
|
|
%0:vr = COPY $v8
|
|
%1:vr = COPY $v9
|
|
%2:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 5 /* e32 */, 3 /* ta, ma */
|
|
%3:vr = COPY $v10
|
|
%6:vrn4m1 = IMPLICIT_DEF
|
|
%5:vrn4m1 = INSERT_SUBREG %6, %0, %subreg.sub_vrm1_0
|
|
%7:vrn4m1 = INSERT_SUBREG %5, %1, %subreg.sub_vrm1_1
|
|
%8:vrn4m1 = INSERT_SUBREG %7, %2, %subreg.sub_vrm1_2
|
|
%9:vrn4m1 = INSERT_SUBREG %8, %3, %subreg.sub_vrm1_3
|
|
%10:vrm4 = COPY %9
|
|
PseudoVSE32_V_M4 %10:vrm4, $noreg, 1, 5 /* e32 */
|
|
%11:vr = PseudoVADD_VV_M1 $noreg, %2, $noreg, 10, 5 /* e32 */, 3 /* ta, ma */
|
|
$v10 = COPY %11
|
|
PseudoRET implicit $v10
|
|
...
|
|
---
|
|
name: recurrence
|
|
tracksRegLiveness: true
|
|
body: |
|
|
; CHECK-LABEL: name: recurrence
|
|
; CHECK: bb.0:
|
|
; CHECK-NEXT: successors: %bb.1(0x80000000)
|
|
; CHECK-NEXT: liveins: $x8
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %avl:gprnox0 = COPY $x8
|
|
; CHECK-NEXT: %start:vr = PseudoVMV_V_I_M1 $noreg, 0, %avl /* vl */, 3 /* e8 */, 3 /* ta, ma */
|
|
; CHECK-NEXT: PseudoBR %bb.1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.1:
|
|
; CHECK-NEXT: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %phi:vr = PHI %start, %bb.0, %inc, %bb.1
|
|
; CHECK-NEXT: %inc:vr = PseudoVADD_VI_M1 $noreg, %phi, 1, %avl /* vl */, 3 /* e8 */, 3 /* ta, ma */
|
|
; CHECK-NEXT: BNE $noreg, $noreg, %bb.1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.2:
|
|
; CHECK-NEXT: PseudoVSE8_V_M1 %inc, $noreg, %avl /* vl */, 3 /* e8 */
|
|
bb.0:
|
|
liveins: $x8
|
|
%avl:gprnox0 = COPY $x8
|
|
%start:vr = PseudoVMV_V_I_M1 $noreg, 0, -1, 3 /* e8 */, 3, /* ta, ma */
|
|
PseudoBR %bb.1
|
|
bb.1:
|
|
%phi:vr = PHI %start, %bb.0, %inc, %bb.1
|
|
%inc:vr = PseudoVADD_VI_M1 $noreg, %phi, 1, -1, 3 /* e8 */, 3 /* ta, ma */
|
|
BNE $noreg, $noreg, %bb.1
|
|
bb.2:
|
|
PseudoVSE8_V_M1 %inc, $noreg, %avl, 3 /* e8 */
|
|
...
|
|
---
|
|
name: recurrence_cant_reduce
|
|
tracksRegLiveness: true
|
|
body: |
|
|
; CHECK-LABEL: name: recurrence_cant_reduce
|
|
; CHECK: bb.0:
|
|
; CHECK-NEXT: successors: %bb.1(0x80000000)
|
|
; CHECK-NEXT: liveins: $x8, $x9
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %avl1:gprnox0 = COPY $x8
|
|
; CHECK-NEXT: %avl2:gprnox0 = COPY $x8
|
|
; CHECK-NEXT: %start:vr = PseudoVMV_V_I_M1 $noreg, 0, %avl1 /* vl */, 3 /* e8 */, 3 /* ta, ma */
|
|
; CHECK-NEXT: PseudoBR %bb.1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.1:
|
|
; CHECK-NEXT: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %phi:vr = PHI %start, %bb.0, %inc, %bb.1
|
|
; CHECK-NEXT: %inc:vr = PseudoVADD_VI_M1 $noreg, %phi, 1, %avl1 /* vl */, 3 /* e8 */, 3 /* ta, ma */
|
|
; CHECK-NEXT: BNE $noreg, $noreg, %bb.1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.2:
|
|
; CHECK-NEXT: PseudoVSE8_V_M1 %inc, $noreg, %avl2 /* vl */, 3 /* e8 */
|
|
bb.0:
|
|
liveins: $x8, $x9
|
|
%avl1:gprnox0 = COPY $x8
|
|
%avl2:gprnox0 = COPY $x8
|
|
%start:vr = PseudoVMV_V_I_M1 $noreg, 0, -1, 3 /* e8 */, 3, /* ta, ma */
|
|
PseudoBR %bb.1
|
|
bb.1:
|
|
%phi:vr = PHI %start, %bb.0, %inc, %bb.1
|
|
%inc:vr = PseudoVADD_VI_M1 $noreg, %phi, 1, %avl1, 3 /* e8 */, 3 /* ta, ma */
|
|
BNE $noreg, $noreg, %bb.1
|
|
bb.2:
|
|
PseudoVSE8_V_M1 %inc, $noreg, %avl2, 3 /* e8 */
|
|
...
|
|
---
|
|
name: dbg_value
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: dbg_value
|
|
; CHECK: DBG_VALUE %0:vr
|
|
DBG_VALUE %0:vr
|
|
...
|
|
---
|
|
name: vslidedown_vx
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $x8
|
|
; CHECK-LABEL: name: vslidedown_vx
|
|
; CHECK: liveins: $x8
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %x:gprnox0 = COPY $x8
|
|
; CHECK-NEXT: %y:gprnox0 = ADDI %x, -1
|
|
; CHECK-NEXT: %v:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, %x /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %w:vr = PseudoVSLIDEDOWN_VX_M1 $noreg, %v, %y, 1 /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
%x:gpr = COPY $x8
|
|
%y:gprnox0 = ADDI %x, -1
|
|
%v:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 5 /* e32 */, 0 /* tu, mu */
|
|
%w:vr = PseudoVSLIDEDOWN_VX_M1 $noreg, %v, %y, 1, 5 /* e32 */, 0 /* tu, mu */
|
|
...
|
|
---
|
|
# Make sure we ignore LIs (ADDI $x0, -1)
|
|
name: vslidedown_vx_li
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $x8
|
|
; CHECK-LABEL: name: vslidedown_vx_li
|
|
; CHECK: liveins: $x8
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %y:gprnox0 = ADDI $x0, -1
|
|
; CHECK-NEXT: %v:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %w:vr = PseudoVSLIDEDOWN_VX_M1 $noreg, %v, %y, 1 /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
%y:gprnox0 = ADDI $x0, -1
|
|
%v:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 5 /* e32 */, 0 /* tu, mu */
|
|
%w:vr = PseudoVSLIDEDOWN_VX_M1 $noreg, %v, %y, 1, 5 /* e32 */, 0 /* tu, mu */
|
|
...
|
|
---
|
|
name: vabs_v
|
|
body: |
|
|
bb.0:
|
|
liveins: $x8
|
|
; CHECK-LABEL: name: vabs_v
|
|
; CHECK: liveins: $x8
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %x:vr = PseudoVABS_V_M1 $noreg, $noreg, 1 /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1 /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vr = PseudoVABS_V_M1 $noreg, $noreg, -1, 5 /* e32 */, 0 /* tu, mu */
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1, 5 /* e32 */, 0 /* tu, mu */
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vl_doesnt_dominate_sink
|
|
body: |
|
|
bb.0:
|
|
liveins: $x1
|
|
; CHECK-LABEL: name: vl_doesnt_dominate_sink
|
|
; CHECK: liveins: $x1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %vl:gprnox0 = COPY $x1
|
|
; CHECK-NEXT: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, %vl /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 5 /* e32 */, 0
|
|
%vl:gprnox0 = COPY $x1
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl, 5 /* e32 */, 0
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vl_doesnt_dominate_sink_load
|
|
body: |
|
|
bb.0:
|
|
liveins: $x1
|
|
; CHECK-LABEL: name: vl_doesnt_dominate_sink_load
|
|
; CHECK: liveins: $x1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %vl:gprnox0 = COPY $x1
|
|
; CHECK-NEXT: %x:vr = PseudoVLE32_V_M1 $noreg, $noreg, %vl /* vl */, 5 /* e32 */, 0 /* tu, mu */ :: (load unknown-size, align 1)
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vr = PseudoVLE32_V_M1 $noreg, $noreg, -1, 5 /* e32 */, 0 /* tu, mu */ :: (load unknown-size)
|
|
%vl:gprnox0 = COPY $x1
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl, 5 /* e32 */, 0
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vl_doesnt_dominate_cant_sink_load
|
|
body: |
|
|
bb.0:
|
|
liveins: $x1
|
|
; CHECK-LABEL: name: vl_doesnt_dominate_cant_sink_load
|
|
; CHECK: liveins: $x1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %x:vr = PseudoVLE32_V_M1 $noreg, $noreg, -1 /* vl=VLMAX */, 5 /* e32 */, 0 /* tu, mu */ :: (load unknown-size, align 1)
|
|
; CHECK-NEXT: PseudoVSE32_V_M1 $noreg, $noreg, -1 /* vl=VLMAX */, 5 /* e32 */
|
|
; CHECK-NEXT: %vl:gprnox0 = COPY $x1
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vr = PseudoVLE32_V_M1 $noreg, $noreg, -1, 5 /* e32 */, 0 /* tu, mu */ :: (load unknown-size)
|
|
PseudoVSE32_V_M1 $noreg, $noreg, -1, 5 /* e32 */
|
|
%vl:gprnox0 = COPY $x1
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl, 5 /* e32 */, 0
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vl_doesnt_dominate_can_sink_vxsat
|
|
body: |
|
|
bb.0:
|
|
liveins: $x1
|
|
; CHECK-LABEL: name: vl_doesnt_dominate_can_sink_vxsat
|
|
; CHECK: liveins: $x1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %vl:gprnox0 = COPY $x1
|
|
; CHECK-NEXT: %x:vr = PseudoVSADDU_VV_M1 $noreg, $noreg, $noreg, %vl /* vl */, 5 /* e32 */, 0 /* tu, mu */, implicit-def dead $vxsat
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vr = PseudoVSADDU_VV_M1 $noreg, $noreg, $noreg, -1, 5 /* e32 */, 0 /* tu, mu */, implicit-def dead $vxsat
|
|
%vl:gprnox0 = COPY $x1
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl, 5 /* e32 */, 0
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vl_doesnt_dominate_cant_sink_vxsat
|
|
body: |
|
|
bb.0:
|
|
liveins: $x1
|
|
; CHECK-LABEL: name: vl_doesnt_dominate_cant_sink_vxsat
|
|
; CHECK: liveins: $x1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %x:vr = PseudoVSADDU_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 5 /* e32 */, 0 /* tu, mu */, implicit-def dead $vxsat
|
|
; CHECK-NEXT: $x2 = COPY $vxsat
|
|
; CHECK-NEXT: %vl:gprnox0 = COPY $x1
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vr = PseudoVSADDU_VV_M1 $noreg, $noreg, $noreg, -1, 5 /* e32 */, 0 /* tu, mu */, implicit-def dead $vxsat
|
|
$x2 = COPY $vxsat
|
|
%vl:gprnox0 = COPY $x1
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl, 5 /* e32 */, 0
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vl_doesnt_dominate_cant_sink_other_user
|
|
body: |
|
|
bb.0:
|
|
liveins: $x1
|
|
; CHECK-LABEL: name: vl_doesnt_dominate_cant_sink_other_user
|
|
; CHECK: liveins: $x1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1 /* vl=VLMAX */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, -1 /* vl=VLMAX */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %vl:gprnox0 = COPY $x1
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %z
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 5 /* e32 */, 0
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, -1, 5 /* e32 */, 0
|
|
%vl:gprnox0 = COPY $x1
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl, 5 /* e32 */, 0
|
|
$v8 = COPY %z
|
|
...
|
|
---
|
|
name: vl_doesnt_dominate_can_sink_other_user
|
|
body: |
|
|
bb.0:
|
|
liveins: $x1
|
|
; CHECK-LABEL: name: vl_doesnt_dominate_can_sink_other_user
|
|
; CHECK: liveins: $x1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %vl:gprnox0 = COPY $x1
|
|
; CHECK-NEXT: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, %vl /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, -1 /* vl=VLMAX */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %z
|
|
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 5 /* e32 */, 0
|
|
%vl:gprnox0 = COPY $x1
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, -1, 5 /* e32 */, 0
|
|
%z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl, 5 /* e32 */, 0
|
|
$v8 = COPY %z
|
|
...
|
|
---
|
|
# Although %vl doesn't dominate all uses of %x, we only need it to dominate the uses of %x in %bb.1 in order to sink it.
|
|
name: vl_doesnt_dominate_sink_use_in_other_block
|
|
tracksRegLiveness: true
|
|
body: |
|
|
; CHECK-LABEL: name: vl_doesnt_dominate_sink_use_in_other_block
|
|
; CHECK: bb.0:
|
|
; CHECK-NEXT: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; CHECK-NEXT: liveins: $x1
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: BEQ $x1, $x0, %bb.1
|
|
; CHECK-NEXT: PseudoBR %bb.2
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.1:
|
|
; CHECK-NEXT: successors: %bb.3(0x80000000)
|
|
; CHECK-NEXT: liveins: $x2
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %vl:gprnox0 = COPY $x2
|
|
; CHECK-NEXT: %x:vr = PseudoVLE32_V_M1 $noreg, $noreg, %vl /* vl */, 5 /* e32 */, 0 /* tu, mu */ :: (load unknown-size, align 1)
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
; CHECK-NEXT: PseudoBR %bb.3
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.2:
|
|
; CHECK-NEXT: successors: %bb.3(0x80000000)
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %z:vr = COPY $noreg
|
|
; CHECK-NEXT: PseudoBR %bb.3
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.3:
|
|
; CHECK-NEXT: %phi:vr = PHI %x, %bb.1, %z, %bb.2
|
|
bb.0:
|
|
liveins: $x1
|
|
BEQ $x1, $x0, %bb.1
|
|
PseudoBR %bb.2
|
|
bb.1:
|
|
liveins: $x2
|
|
%x:vr = PseudoVLE32_V_M1 $noreg, $noreg, -1, 5 /* e32 */, 0 /* tu, mu */ :: (load unknown-size)
|
|
%vl:gprnox0 = COPY $x2
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, %vl, 5 /* e32 */, 0
|
|
$v8 = COPY %y
|
|
PseudoBR %bb.3
|
|
bb.2:
|
|
%z:vr = COPY $noreg
|
|
PseudoBR %bb.3
|
|
bb.3:
|
|
%phi:vr = PHI %x, %bb.1, %z, %bb.2
|
|
...
|
|
---
|
|
name: vabd_v
|
|
body: |
|
|
bb.0:
|
|
liveins: $x8
|
|
; CHECK-LABEL: name: vabd_v
|
|
; CHECK: liveins: $x8
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %x:vr = PseudoVABD_VV_M1 $noreg, $noreg, $noreg, 1 /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1 /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vr = PseudoVABD_VV_M1 $noreg, $noreg, $noreg, -1, 5 /* e32 */, 0 /* tu, mu */
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1, 5 /* e32 */, 0 /* tu, mu */
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vabdu_v
|
|
body: |
|
|
bb.0:
|
|
liveins: $x8
|
|
; CHECK-LABEL: name: vabdu_v
|
|
; CHECK: liveins: $x8
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: %x:vr = PseudoVABD_VV_M1 $noreg, $noreg, $noreg, 1 /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1 /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vr = PseudoVABD_VV_M1 $noreg, $noreg, $noreg, -1, 5 /* e32 */, 0 /* tu, mu */
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1, 5 /* e32 */, 0 /* tu, mu */
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vwabda_vv
|
|
body: |
|
|
bb.0:
|
|
liveins: $x8
|
|
; CHECK-LABEL: name: vwabda_vv
|
|
; CHECK: liveins: $x8
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: early-clobber %x:vr = PseudoVWABDA_VV_MF2 $noreg, $noreg, $noreg, 1 /* vl */, 4 /* e16 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1 /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vr = PseudoVWABDA_VV_MF2 $noreg, $noreg, $noreg, -1, 4 /* e16 */, 0 /* tu, mu */
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1, 5 /* e32 */, 0 /* tu, mu */
|
|
$v8 = COPY %y
|
|
...
|
|
---
|
|
name: vwabdau_vv
|
|
body: |
|
|
bb.0:
|
|
liveins: $x8
|
|
; CHECK-LABEL: name: vwabdau_vv
|
|
; CHECK: liveins: $x8
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: early-clobber %x:vr = PseudoVWABDAU_VV_MF2 $noreg, $noreg, $noreg, 1 /* vl */, 4 /* e16 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: %y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1 /* vl */, 5 /* e32 */, 0 /* tu, mu */
|
|
; CHECK-NEXT: $v8 = COPY %y
|
|
%x:vr = PseudoVWABDAU_VV_MF2 $noreg, $noreg, $noreg, -1, 4 /* e16 */, 0 /* tu, mu */
|
|
%y:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 1, 5 /* e32 */, 0 /* tu, mu */
|
|
$v8 = COPY %y
|
|
...
|
|
name: vl_sink_end_of_bb
|
|
body: |
|
|
; CHECK-LABEL: name: vl_sink_end_of_bb
|
|
; CHECK: bb.0:
|
|
; CHECK-NEXT: successors: %bb.1(0x80000000)
|
|
; CHECK-NEXT: liveins: $v8m4
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:vrm4 = COPY $v8m4
|
|
; CHECK-NEXT: [[ADDI:%[0-9]+]]:gprnox0 = ADDI $x0, 1
|
|
; CHECK-NEXT: early-clobber %1:vrm4 = PseudoVRGATHER_VI_M4 $noreg, [[COPY]], 0, [[ADDI]] /* vl */, 6 /* e64 */, 1 /* ta, mu */
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: bb.1:
|
|
; CHECK-NEXT: early-clobber %3:vr = PseudoVMSEQ_VI_M4 %1, 0, [[ADDI]] /* vl */, 6 /* e64 */
|
|
; CHECK-NEXT: [[PseudoVMCLR_M_B16_:%[0-9]+]]:vr = PseudoVMCLR_M_B16 [[ADDI]] /* vl */, 0 /* e8 */
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:vmv0 = COPY [[PseudoVMCLR_M_B16_]]
|
|
; CHECK-NEXT: [[PseudoVFIRST_M_B16_MASK:%[0-9]+]]:gpr = PseudoVFIRST_M_B16_MASK killed %3, killed [[COPY1]], [[ADDI]] /* vl */, 0 /* e8 */
|
|
; CHECK-NEXT: $x10 = COPY [[PseudoVFIRST_M_B16_MASK]]
|
|
; CHECK-NEXT: PseudoRET implicit $x10
|
|
bb.0:
|
|
liveins: $v8m4
|
|
|
|
%2:vrm4 = COPY $v8m4
|
|
early-clobber %0:vrm4 = PseudoVRGATHER_VI_M4 $noreg, %2, 0, -1 /* vl=VLMAX */, 6 /* e64 */, 1 /* ta, mu */
|
|
%1:gprnox0 = ADDI $x0, 1
|
|
|
|
bb.1:
|
|
early-clobber %3:vr = PseudoVMSEQ_VI_M4 %0, 0, -1 /* vl=VLMAX */, 6 /* e64 */
|
|
%4:vr = PseudoVMCLR_M_B16 -1 /* vl=VLMAX */, 0 /* e8 */
|
|
%6:vmv0 = COPY %4
|
|
%5:gpr = PseudoVFIRST_M_B16_MASK killed %3, killed %6, %1 /* vl */, 0 /* e8 */
|
|
$x10 = COPY %5
|
|
PseudoRET implicit $x10
|
|
...
|