derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
107 lines
6.1 KiB
LLVM
107 lines
6.1 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
; RUN: llc -mtriple=riscv64 -mattr=+v -stop-after=finalize-isel -target-abi=lp64 < %s | FileCheck %s
|
|
|
|
define i64 @test_vleff_nxv8i8(ptr %p, i64 %vl) {
|
|
; CHECK-LABEL: name: test_vleff_nxv8i8
|
|
; CHECK: bb.0.entry:
|
|
; CHECK-NEXT: liveins: $x10, $x11
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:gprnox0 = COPY $x11
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr = COPY $x10
|
|
; CHECK-NEXT: [[PseudoVLE8FF_V_M1_:%[0-9]+]]:vr, [[PseudoVLE8FF_V_M1_1:%[0-9]+]]:gpr = PseudoVLE8FF_V_M1 $noreg, [[COPY1]], [[COPY]] /* vl */, 3 /* e8 */, 2 /* tu, ma */ :: (load unknown-size from %ir.p, align 1)
|
|
; CHECK-NEXT: $x10 = COPY [[PseudoVLE8FF_V_M1_1]]
|
|
; CHECK-NEXT: PseudoRET implicit $x10
|
|
entry:
|
|
%0 = call { <vscale x 8 x i8>, i64 } @llvm.riscv.vleff.nxv8i8(<vscale x 8 x i8> poison, ptr %p, i64 %vl)
|
|
%1 = extractvalue { <vscale x 8 x i8>, i64 } %0, 1
|
|
ret i64 %1
|
|
}
|
|
|
|
define i64 @test_vleff_nxv8i8_tu(<vscale x 8 x i8> %passthru, ptr %p, i64 %vl) {
|
|
; CHECK-LABEL: name: test_vleff_nxv8i8_tu
|
|
; CHECK: bb.0.entry:
|
|
; CHECK-NEXT: liveins: $v8, $x10, $x11
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:gprnox0 = COPY $x11
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr = COPY $x10
|
|
; CHECK-NEXT: [[COPY2:%[0-9]+]]:vr = COPY $v8
|
|
; CHECK-NEXT: [[PseudoVLE8FF_V_M1_:%[0-9]+]]:vr, [[PseudoVLE8FF_V_M1_1:%[0-9]+]]:gpr = PseudoVLE8FF_V_M1 [[COPY2]], [[COPY1]], [[COPY]] /* vl */, 3 /* e8 */, 2 /* tu, ma */ :: (load unknown-size from %ir.p, align 1)
|
|
; CHECK-NEXT: $x10 = COPY [[PseudoVLE8FF_V_M1_1]]
|
|
; CHECK-NEXT: PseudoRET implicit $x10
|
|
entry:
|
|
%0 = call { <vscale x 8 x i8>, i64 } @llvm.riscv.vleff.nxv8i8(<vscale x 8 x i8> %passthru, ptr %p, i64 %vl)
|
|
%1 = extractvalue { <vscale x 8 x i8>, i64 } %0, 1
|
|
ret i64 %1
|
|
}
|
|
|
|
define i64 @test_vleff_nxv8i8_mask(<vscale x 8 x i8> %maskedoff, ptr %p, <vscale x 8 x i1> %m, i64 %vl) {
|
|
; CHECK-LABEL: name: test_vleff_nxv8i8_mask
|
|
; CHECK: bb.0.entry:
|
|
; CHECK-NEXT: liveins: $v8, $x10, $v0, $x11
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:gprnox0 = COPY $x11
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:vr = COPY $v0
|
|
; CHECK-NEXT: [[COPY2:%[0-9]+]]:gpr = COPY $x10
|
|
; CHECK-NEXT: [[COPY3:%[0-9]+]]:vrnov0 = COPY $v8
|
|
; CHECK-NEXT: [[COPY4:%[0-9]+]]:vmv0 = COPY [[COPY1]]
|
|
; CHECK-NEXT: [[PseudoVLE8FF_V_M1_MASK:%[0-9]+]]:vrnov0, [[PseudoVLE8FF_V_M1_MASK1:%[0-9]+]]:gpr = PseudoVLE8FF_V_M1_MASK [[COPY3]], [[COPY2]], [[COPY4]], [[COPY]] /* vl */, 3 /* e8 */, 0 /* tu, mu */ :: (load unknown-size from %ir.p, align 1)
|
|
; CHECK-NEXT: $x10 = COPY [[PseudoVLE8FF_V_M1_MASK1]]
|
|
; CHECK-NEXT: PseudoRET implicit $x10
|
|
entry:
|
|
%0 = call { <vscale x 8 x i8>, i64 } @llvm.riscv.vleff.mask.nxv8i8.i64(<vscale x 8 x i8> %maskedoff, ptr %p, <vscale x 8 x i1> %m, i64 %vl, i64 0)
|
|
%1 = extractvalue { <vscale x 8 x i8>, i64 } %0, 1
|
|
ret i64 %1
|
|
}
|
|
|
|
define i64 @test_vlseg2ff_nxv8i8(ptr %base, i64 %vl, ptr %outvl) {
|
|
; CHECK-LABEL: name: test_vlseg2ff_nxv8i8
|
|
; CHECK: bb.0.entry:
|
|
; CHECK-NEXT: liveins: $x10, $x11
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:gprnox0 = COPY $x11
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr = COPY $x10
|
|
; CHECK-NEXT: [[PseudoVLSEG2E8FF_V_M1_:%[0-9]+]]:vrn2m1, [[PseudoVLSEG2E8FF_V_M1_1:%[0-9]+]]:gpr = PseudoVLSEG2E8FF_V_M1 $noreg, [[COPY1]], [[COPY]] /* vl */, 3 /* e8 */, 2 /* tu, ma */ :: (load unknown-size from %ir.base, align 1)
|
|
; CHECK-NEXT: $x10 = COPY [[PseudoVLSEG2E8FF_V_M1_1]]
|
|
; CHECK-NEXT: PseudoRET implicit $x10
|
|
entry:
|
|
%0 = tail call {target("riscv.vector.tuple", <vscale x 8 x i8>, 2), i64} @llvm.riscv.vlseg2ff.triscv.vector.tuple_nxv8i8_2t(target("riscv.vector.tuple", <vscale x 8 x i8>, 2) poison, ptr %base, i64 %vl, i64 3)
|
|
%1 = extractvalue {target("riscv.vector.tuple", <vscale x 8 x i8>, 2), i64} %0, 1
|
|
ret i64 %1
|
|
}
|
|
|
|
define i64 @test_vlseg2ff_nxv8i8_tu(target("riscv.vector.tuple", <vscale x 8 x i8>, 2) %val, ptr %base, i64 %vl, ptr %outvl) {
|
|
; CHECK-LABEL: name: test_vlseg2ff_nxv8i8_tu
|
|
; CHECK: bb.0.entry:
|
|
; CHECK-NEXT: liveins: $v8_v9, $x10, $x11
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:gprnox0 = COPY $x11
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr = COPY $x10
|
|
; CHECK-NEXT: [[COPY2:%[0-9]+]]:vrn2m1 = COPY $v8_v9
|
|
; CHECK-NEXT: [[PseudoVLSEG2E8FF_V_M1_:%[0-9]+]]:vrn2m1, [[PseudoVLSEG2E8FF_V_M1_1:%[0-9]+]]:gpr = PseudoVLSEG2E8FF_V_M1 [[COPY2]], [[COPY1]], [[COPY]] /* vl */, 3 /* e8 */, 2 /* tu, ma */ :: (load unknown-size from %ir.base, align 1)
|
|
; CHECK-NEXT: $x10 = COPY [[PseudoVLSEG2E8FF_V_M1_1]]
|
|
; CHECK-NEXT: PseudoRET implicit $x10
|
|
entry:
|
|
%0 = tail call {target("riscv.vector.tuple", <vscale x 8 x i8>, 2), i64} @llvm.riscv.vlseg2ff.triscv.vector.tuple_nxv8i8_2t(target("riscv.vector.tuple", <vscale x 8 x i8>, 2) %val, ptr %base, i64 %vl, i64 3)
|
|
%1 = extractvalue {target("riscv.vector.tuple", <vscale x 8 x i8>, 2), i64} %0, 1
|
|
ret i64 %1
|
|
}
|
|
|
|
define i64 @test_vlseg2ff_nxv8i8_mask(target("riscv.vector.tuple", <vscale x 8 x i8>, 2) %val, ptr %base, <vscale x 8 x i1> %mask, i64 %vl, ptr %outvl) {
|
|
; CHECK-LABEL: name: test_vlseg2ff_nxv8i8_mask
|
|
; CHECK: bb.0.entry:
|
|
; CHECK-NEXT: liveins: $v8_v9, $x10, $v0, $x11
|
|
; CHECK-NEXT: {{ $}}
|
|
; CHECK-NEXT: [[COPY:%[0-9]+]]:gprnox0 = COPY $x11
|
|
; CHECK-NEXT: [[COPY1:%[0-9]+]]:vr = COPY $v0
|
|
; CHECK-NEXT: [[COPY2:%[0-9]+]]:gpr = COPY $x10
|
|
; CHECK-NEXT: [[COPY3:%[0-9]+]]:vrn2m1nov0 = COPY $v8_v9
|
|
; CHECK-NEXT: [[COPY4:%[0-9]+]]:vmv0 = COPY [[COPY1]]
|
|
; CHECK-NEXT: [[PseudoVLSEG2E8FF_V_M1_MASK:%[0-9]+]]:vrn2m1nov0, [[PseudoVLSEG2E8FF_V_M1_MASK1:%[0-9]+]]:gpr = PseudoVLSEG2E8FF_V_M1_MASK [[COPY3]], [[COPY2]], [[COPY4]], [[COPY]] /* vl */, 3 /* e8 */, 0 /* tu, mu */ :: (load unknown-size from %ir.base, align 1)
|
|
; CHECK-NEXT: $x10 = COPY [[PseudoVLSEG2E8FF_V_M1_MASK1]]
|
|
; CHECK-NEXT: PseudoRET implicit $x10
|
|
entry:
|
|
%0 = tail call {target("riscv.vector.tuple", <vscale x 8 x i8>, 2), i64} @llvm.riscv.vlseg2ff.mask.triscv.vector.tuple_nxv8i8_2t(target("riscv.vector.tuple", <vscale x 8 x i8>, 2) %val, ptr %base, <vscale x 8 x i1> %mask, i64 %vl, i64 0, i64 3)
|
|
%1 = extractvalue {target("riscv.vector.tuple", <vscale x 8 x i8>, 2), i64} %0, 1
|
|
ret i64 %1
|
|
}
|