derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
329 lines
12 KiB
LLVM
329 lines
12 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: sed 's/iXLen/i32/g' %s | llc -mtriple=riscv32 -mattr=+v \
|
|
; RUN: -verify-machineinstrs | FileCheck %s --check-prefixes=CHECK,RV32
|
|
; RUN: sed 's/iXLen/i64/g' %s | llc -mtriple=riscv64 -mattr=+v \
|
|
; RUN: -verify-machineinstrs | FileCheck %s --check-prefixes=CHECK,RV64
|
|
|
|
define <vscale x 1 x i8> @intrinsic_vmv.s.x_x_nxv1i8(<vscale x 1 x i8> %0, i8 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv1i8:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 1 x i8> @llvm.riscv.vmv.s.x.nxv1i8(<vscale x 1 x i8> %0, i8 %1, iXLen %2)
|
|
ret <vscale x 1 x i8> %a
|
|
}
|
|
|
|
define <vscale x 2 x i8> @intrinsic_vmv.s.x_x_nxv2i8(<vscale x 2 x i8> %0, i8 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv2i8:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 2 x i8> @llvm.riscv.vmv.s.x.nxv2i8(<vscale x 2 x i8> %0, i8 %1, iXLen %2)
|
|
ret <vscale x 2 x i8> %a
|
|
}
|
|
|
|
define <vscale x 4 x i8> @intrinsic_vmv.s.x_x_nxv4i8(<vscale x 4 x i8> %0, i8 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv4i8:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 4 x i8> @llvm.riscv.vmv.s.x.nxv4i8(<vscale x 4 x i8> %0, i8 %1, iXLen %2)
|
|
ret <vscale x 4 x i8> %a
|
|
}
|
|
|
|
define <vscale x 8 x i8> @intrinsic_vmv.s.x_x_nxv8i8(<vscale x 8 x i8> %0, i8 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv8i8:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 8 x i8> @llvm.riscv.vmv.s.x.nxv8i8(<vscale x 8 x i8> %0, i8 %1, iXLen %2)
|
|
ret <vscale x 8 x i8> %a
|
|
}
|
|
|
|
define <vscale x 16 x i8> @intrinsic_vmv.s.x_x_nxv16i8(<vscale x 16 x i8> %0, i8 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv16i8:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 16 x i8> @llvm.riscv.vmv.s.x.nxv16i8(<vscale x 16 x i8> %0, i8 %1, iXLen %2)
|
|
ret <vscale x 16 x i8> %a
|
|
}
|
|
|
|
define <vscale x 32 x i8> @intrinsic_vmv.s.x_x_nxv32i8(<vscale x 32 x i8> %0, i8 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv32i8:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 32 x i8> @llvm.riscv.vmv.s.x.nxv32i8(<vscale x 32 x i8> %0, i8 %1, iXLen %2)
|
|
ret <vscale x 32 x i8> %a
|
|
}
|
|
|
|
define <vscale x 64 x i8> @intrinsic_vmv.s.x_x_nxv64i8(<vscale x 64 x i8> %0, i8 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv64i8:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 64 x i8> @llvm.riscv.vmv.s.x.nxv64i8(<vscale x 64 x i8> %0, i8 %1, iXLen %2)
|
|
ret <vscale x 64 x i8> %a
|
|
}
|
|
|
|
define <vscale x 1 x i16> @intrinsic_vmv.s.x_x_nxv1i16(<vscale x 1 x i16> %0, i16 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv1i16:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 1 x i16> @llvm.riscv.vmv.s.x.nxv1i16(<vscale x 1 x i16> %0, i16 %1, iXLen %2)
|
|
ret <vscale x 1 x i16> %a
|
|
}
|
|
|
|
define <vscale x 2 x i16> @intrinsic_vmv.s.x_x_nxv2i16(<vscale x 2 x i16> %0, i16 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv2i16:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 2 x i16> @llvm.riscv.vmv.s.x.nxv2i16(<vscale x 2 x i16> %0, i16 %1, iXLen %2)
|
|
ret <vscale x 2 x i16> %a
|
|
}
|
|
|
|
define <vscale x 4 x i16> @intrinsic_vmv.s.x_x_nxv4i16(<vscale x 4 x i16> %0, i16 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv4i16:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 4 x i16> @llvm.riscv.vmv.s.x.nxv4i16(<vscale x 4 x i16> %0, i16 %1, iXLen %2)
|
|
ret <vscale x 4 x i16> %a
|
|
}
|
|
|
|
define <vscale x 8 x i16> @intrinsic_vmv.s.x_x_nxv8i16(<vscale x 8 x i16> %0, i16 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv8i16:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 8 x i16> @llvm.riscv.vmv.s.x.nxv8i16(<vscale x 8 x i16> %0, i16 %1, iXLen %2)
|
|
ret <vscale x 8 x i16> %a
|
|
}
|
|
|
|
define <vscale x 16 x i16> @intrinsic_vmv.s.x_x_nxv16i16(<vscale x 16 x i16> %0, i16 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv16i16:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 16 x i16> @llvm.riscv.vmv.s.x.nxv16i16(<vscale x 16 x i16> %0, i16 %1, iXLen %2)
|
|
ret <vscale x 16 x i16> %a
|
|
}
|
|
|
|
define <vscale x 32 x i16> @intrinsic_vmv.s.x_x_nxv32i16(<vscale x 32 x i16> %0, i16 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv32i16:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 32 x i16> @llvm.riscv.vmv.s.x.nxv32i16(<vscale x 32 x i16> %0, i16 %1, iXLen %2)
|
|
ret <vscale x 32 x i16> %a
|
|
}
|
|
|
|
define <vscale x 1 x i32> @intrinsic_vmv.s.x_x_nxv1i32(<vscale x 1 x i32> %0, i32 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv1i32:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 1 x i32> @llvm.riscv.vmv.s.x.nxv1i32(<vscale x 1 x i32> %0, i32 %1, iXLen %2)
|
|
ret <vscale x 1 x i32> %a
|
|
}
|
|
|
|
define <vscale x 2 x i32> @intrinsic_vmv.s.x_x_nxv2i32(<vscale x 2 x i32> %0, i32 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv2i32:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 2 x i32> @llvm.riscv.vmv.s.x.nxv2i32(<vscale x 2 x i32> %0, i32 %1, iXLen %2)
|
|
ret <vscale x 2 x i32> %a
|
|
}
|
|
|
|
define <vscale x 4 x i32> @intrinsic_vmv.s.x_x_nxv4i32(<vscale x 4 x i32> %0, i32 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv4i32:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 4 x i32> @llvm.riscv.vmv.s.x.nxv4i32(<vscale x 4 x i32> %0, i32 %1, iXLen %2)
|
|
ret <vscale x 4 x i32> %a
|
|
}
|
|
|
|
define <vscale x 8 x i32> @intrinsic_vmv.s.x_x_nxv8i32(<vscale x 8 x i32> %0, i32 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv8i32:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 8 x i32> @llvm.riscv.vmv.s.x.nxv8i32(<vscale x 8 x i32> %0, i32 %1, iXLen %2)
|
|
ret <vscale x 8 x i32> %a
|
|
}
|
|
|
|
define <vscale x 16 x i32> @intrinsic_vmv.s.x_x_nxv16i32(<vscale x 16 x i32> %0, i32 %1, iXLen %2) nounwind {
|
|
; CHECK-LABEL: intrinsic_vmv.s.x_x_nxv16i32:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m1, tu, ma
|
|
; CHECK-NEXT: vmv.s.x v8, a0
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 16 x i32> @llvm.riscv.vmv.s.x.nxv16i32(<vscale x 16 x i32> %0, i32 %1, iXLen %2)
|
|
ret <vscale x 16 x i32> %a
|
|
}
|
|
|
|
define <vscale x 1 x i64> @intrinsic_vmv.s.x_x_nxv1i64(<vscale x 1 x i64> %0, i64 %1, iXLen %2) nounwind {
|
|
; RV32-LABEL: intrinsic_vmv.s.x_x_nxv1i64:
|
|
; RV32: # %bb.0: # %entry
|
|
; RV32-NEXT: addi sp, sp, -16
|
|
; RV32-NEXT: sw a0, 8(sp)
|
|
; RV32-NEXT: sw a1, 12(sp)
|
|
; RV32-NEXT: vsetvli zero, a2, e64, m1, ta, mu
|
|
; RV32-NEXT: vid.v v9
|
|
; RV32-NEXT: vmseq.vi v0, v9, 0
|
|
; RV32-NEXT: addi a0, sp, 8
|
|
; RV32-NEXT: vlse64.v v8, (a0), zero, v0.t
|
|
; RV32-NEXT: addi sp, sp, 16
|
|
; RV32-NEXT: ret
|
|
;
|
|
; RV64-LABEL: intrinsic_vmv.s.x_x_nxv1i64:
|
|
; RV64: # %bb.0: # %entry
|
|
; RV64-NEXT: vsetvli zero, a1, e64, m1, tu, ma
|
|
; RV64-NEXT: vmv.s.x v8, a0
|
|
; RV64-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 1 x i64> @llvm.riscv.vmv.s.x.nxv1i64(<vscale x 1 x i64> %0, i64 %1, iXLen %2)
|
|
ret <vscale x 1 x i64> %a
|
|
}
|
|
|
|
define <vscale x 2 x i64> @intrinsic_vmv.s.x_x_nxv2i64(<vscale x 2 x i64> %0, i64 %1, iXLen %2) nounwind {
|
|
; RV32-LABEL: intrinsic_vmv.s.x_x_nxv2i64:
|
|
; RV32: # %bb.0: # %entry
|
|
; RV32-NEXT: addi sp, sp, -16
|
|
; RV32-NEXT: sw a0, 8(sp)
|
|
; RV32-NEXT: sw a1, 12(sp)
|
|
; RV32-NEXT: vsetvli zero, a2, e64, m2, ta, mu
|
|
; RV32-NEXT: vid.v v10
|
|
; RV32-NEXT: vmseq.vi v0, v10, 0
|
|
; RV32-NEXT: addi a0, sp, 8
|
|
; RV32-NEXT: vlse64.v v8, (a0), zero, v0.t
|
|
; RV32-NEXT: addi sp, sp, 16
|
|
; RV32-NEXT: ret
|
|
;
|
|
; RV64-LABEL: intrinsic_vmv.s.x_x_nxv2i64:
|
|
; RV64: # %bb.0: # %entry
|
|
; RV64-NEXT: vsetvli zero, a1, e64, m1, tu, ma
|
|
; RV64-NEXT: vmv.s.x v8, a0
|
|
; RV64-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 2 x i64> @llvm.riscv.vmv.s.x.nxv2i64(<vscale x 2 x i64> %0, i64 %1, iXLen %2)
|
|
ret <vscale x 2 x i64> %a
|
|
}
|
|
|
|
define <vscale x 4 x i64> @intrinsic_vmv.s.x_x_nxv4i64(<vscale x 4 x i64> %0, i64 %1, iXLen %2) nounwind {
|
|
; RV32-LABEL: intrinsic_vmv.s.x_x_nxv4i64:
|
|
; RV32: # %bb.0: # %entry
|
|
; RV32-NEXT: addi sp, sp, -16
|
|
; RV32-NEXT: sw a0, 8(sp)
|
|
; RV32-NEXT: sw a1, 12(sp)
|
|
; RV32-NEXT: vsetvli zero, a2, e64, m4, ta, mu
|
|
; RV32-NEXT: vid.v v12
|
|
; RV32-NEXT: vmseq.vi v0, v12, 0
|
|
; RV32-NEXT: addi a0, sp, 8
|
|
; RV32-NEXT: vlse64.v v8, (a0), zero, v0.t
|
|
; RV32-NEXT: addi sp, sp, 16
|
|
; RV32-NEXT: ret
|
|
;
|
|
; RV64-LABEL: intrinsic_vmv.s.x_x_nxv4i64:
|
|
; RV64: # %bb.0: # %entry
|
|
; RV64-NEXT: vsetvli zero, a1, e64, m1, tu, ma
|
|
; RV64-NEXT: vmv.s.x v8, a0
|
|
; RV64-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 4 x i64> @llvm.riscv.vmv.s.x.nxv4i64(<vscale x 4 x i64> %0, i64 %1, iXLen %2)
|
|
ret <vscale x 4 x i64> %a
|
|
}
|
|
|
|
define <vscale x 8 x i64> @intrinsic_vmv.s.x_x_nxv8i64(<vscale x 8 x i64> %0, i64 %1, iXLen %2) nounwind {
|
|
; RV32-LABEL: intrinsic_vmv.s.x_x_nxv8i64:
|
|
; RV32: # %bb.0: # %entry
|
|
; RV32-NEXT: addi sp, sp, -16
|
|
; RV32-NEXT: sw a0, 8(sp)
|
|
; RV32-NEXT: sw a1, 12(sp)
|
|
; RV32-NEXT: vsetvli zero, a2, e64, m8, ta, mu
|
|
; RV32-NEXT: vid.v v16
|
|
; RV32-NEXT: vmseq.vi v0, v16, 0
|
|
; RV32-NEXT: addi a0, sp, 8
|
|
; RV32-NEXT: vlse64.v v8, (a0), zero, v0.t
|
|
; RV32-NEXT: addi sp, sp, 16
|
|
; RV32-NEXT: ret
|
|
;
|
|
; RV64-LABEL: intrinsic_vmv.s.x_x_nxv8i64:
|
|
; RV64: # %bb.0: # %entry
|
|
; RV64-NEXT: vsetvli zero, a1, e64, m1, tu, ma
|
|
; RV64-NEXT: vmv.s.x v8, a0
|
|
; RV64-NEXT: ret
|
|
entry:
|
|
%a = call <vscale x 8 x i64> @llvm.riscv.vmv.s.x.nxv8i64(<vscale x 8 x i64> %0, i64 %1, iXLen %2)
|
|
ret <vscale x 8 x i64> %a
|
|
}
|
|
|
|
; We should not emit a tail agnostic vlse for a tail undisturbed vmv.s.x
|
|
define <vscale x 1 x i64> @intrinsic_vmv.s.x_x_nxv1i64_bug(<vscale x 1 x i64> %0, ptr %1) nounwind {
|
|
; RV32-LABEL: intrinsic_vmv.s.x_x_nxv1i64_bug:
|
|
; RV32: # %bb.0: # %entry
|
|
; RV32-NEXT: addi sp, sp, -16
|
|
; RV32-NEXT: lw a1, 0(a0)
|
|
; RV32-NEXT: lw a0, 4(a0)
|
|
; RV32-NEXT: vsetivli zero, 1, e64, m1, ta, mu
|
|
; RV32-NEXT: vid.v v9
|
|
; RV32-NEXT: vmseq.vi v0, v9, 0
|
|
; RV32-NEXT: sw a1, 8(sp)
|
|
; RV32-NEXT: sw a0, 12(sp)
|
|
; RV32-NEXT: addi a0, sp, 8
|
|
; RV32-NEXT: vlse64.v v8, (a0), zero, v0.t
|
|
; RV32-NEXT: addi sp, sp, 16
|
|
; RV32-NEXT: ret
|
|
;
|
|
; RV64-LABEL: intrinsic_vmv.s.x_x_nxv1i64_bug:
|
|
; RV64: # %bb.0: # %entry
|
|
; RV64-NEXT: ld a0, 0(a0)
|
|
; RV64-NEXT: vsetivli zero, 1, e64, m1, tu, ma
|
|
; RV64-NEXT: vmv.s.x v8, a0
|
|
; RV64-NEXT: ret
|
|
entry:
|
|
%a = load i64, ptr %1, align 8
|
|
%b = call <vscale x 1 x i64> @llvm.riscv.vmv.s.x.nxv1i64(<vscale x 1 x i64> %0, i64 %a, iXLen 1)
|
|
ret <vscale x 1 x i64> %b
|
|
}
|