derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
124 lines
4.3 KiB
LLVM
124 lines
4.3 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=riscv32 -mattr=+m | FileCheck %s --check-prefixes=RISCV32
|
|
|
|
define { i128, i8 } @muloti_test(i128 %l, i128 %r) #0 {
|
|
; RISCV32-LABEL: muloti_test:
|
|
; RISCV32: # %bb.0: # %start
|
|
; RISCV32-NEXT: addi sp, sp, -32
|
|
; RISCV32-NEXT: sw s0, 28(sp) # 4-byte Folded Spill
|
|
; RISCV32-NEXT: sw s1, 24(sp) # 4-byte Folded Spill
|
|
; RISCV32-NEXT: sw s2, 20(sp) # 4-byte Folded Spill
|
|
; RISCV32-NEXT: sw s3, 16(sp) # 4-byte Folded Spill
|
|
; RISCV32-NEXT: sw s4, 12(sp) # 4-byte Folded Spill
|
|
; RISCV32-NEXT: sw s5, 8(sp) # 4-byte Folded Spill
|
|
; RISCV32-NEXT: lw a4, 0(a1)
|
|
; RISCV32-NEXT: lw t0, 4(a1)
|
|
; RISCV32-NEXT: lw a3, 8(a1)
|
|
; RISCV32-NEXT: lw a1, 12(a1)
|
|
; RISCV32-NEXT: lw a6, 0(a2)
|
|
; RISCV32-NEXT: lw a5, 4(a2)
|
|
; RISCV32-NEXT: lw a7, 8(a2)
|
|
; RISCV32-NEXT: lw a2, 12(a2)
|
|
; RISCV32-NEXT: mulhu t1, a4, a6
|
|
; RISCV32-NEXT: mul t2, t0, a6
|
|
; RISCV32-NEXT: mulhu t3, t0, a6
|
|
; RISCV32-NEXT: mul t4, a4, a5
|
|
; RISCV32-NEXT: mulhu t5, a4, a5
|
|
; RISCV32-NEXT: mul s2, t0, a5
|
|
; RISCV32-NEXT: mul t6, a7, a4
|
|
; RISCV32-NEXT: mul s3, a3, a6
|
|
; RISCV32-NEXT: mul s0, t0, a7
|
|
; RISCV32-NEXT: mul s1, a2, a4
|
|
; RISCV32-NEXT: mul s4, a5, a3
|
|
; RISCV32-NEXT: add s1, s1, s0
|
|
; RISCV32-NEXT: mul s0, a1, a6
|
|
; RISCV32-NEXT: add s4, s0, s4
|
|
; RISCV32-NEXT: mulhu s5, t0, a5
|
|
; RISCV32-NEXT: add t1, t2, t1
|
|
; RISCV32-NEXT: sltu t2, t1, t2
|
|
; RISCV32-NEXT: add t2, t3, t2
|
|
; RISCV32-NEXT: mulhu s0, a7, a4
|
|
; RISCV32-NEXT: add t1, t4, t1
|
|
; RISCV32-NEXT: sltu t3, t1, t4
|
|
; RISCV32-NEXT: add t3, t5, t3
|
|
; RISCV32-NEXT: mulhu t5, a3, a6
|
|
; RISCV32-NEXT: add t4, s3, t6
|
|
; RISCV32-NEXT: add s1, s0, s1
|
|
; RISCV32-NEXT: add t6, t5, s4
|
|
; RISCV32-NEXT: sltu s3, t4, s3
|
|
; RISCV32-NEXT: add t3, t2, t3
|
|
; RISCV32-NEXT: sltu t2, t3, t2
|
|
; RISCV32-NEXT: add s5, s5, t2
|
|
; RISCV32-NEXT: add s4, t6, s1
|
|
; RISCV32-NEXT: add t3, s2, t3
|
|
; RISCV32-NEXT: add t2, t3, t4
|
|
; RISCV32-NEXT: sltu s2, t3, s2
|
|
; RISCV32-NEXT: sltu t4, t2, t3
|
|
; RISCV32-NEXT: add s2, s5, s2
|
|
; RISCV32-NEXT: add s3, s4, s3
|
|
; RISCV32-NEXT: add t3, s2, s3
|
|
; RISCV32-NEXT: add t3, t3, t4
|
|
; RISCV32-NEXT: beq t3, s2, .LBB0_2
|
|
; RISCV32-NEXT: # %bb.1: # %start
|
|
; RISCV32-NEXT: sltu t4, t3, s2
|
|
; RISCV32-NEXT: .LBB0_2: # %start
|
|
; RISCV32-NEXT: sltu s0, s1, s0
|
|
; RISCV32-NEXT: snez s1, t0
|
|
; RISCV32-NEXT: snez s2, a2
|
|
; RISCV32-NEXT: sltu t5, t6, t5
|
|
; RISCV32-NEXT: mulhu t6, a2, a4
|
|
; RISCV32-NEXT: mulhu t0, t0, a7
|
|
; RISCV32-NEXT: or a2, a7, a2
|
|
; RISCV32-NEXT: snez a7, a5
|
|
; RISCV32-NEXT: mul a4, a4, a6
|
|
; RISCV32-NEXT: mulhu a6, a1, a6
|
|
; RISCV32-NEXT: mulhu a5, a5, a3
|
|
; RISCV32-NEXT: or a3, a3, a1
|
|
; RISCV32-NEXT: snez a1, a1
|
|
; RISCV32-NEXT: and s1, s2, s1
|
|
; RISCV32-NEXT: snez t6, t6
|
|
; RISCV32-NEXT: snez t0, t0
|
|
; RISCV32-NEXT: and a1, a1, a7
|
|
; RISCV32-NEXT: snez a6, a6
|
|
; RISCV32-NEXT: snez a5, a5
|
|
; RISCV32-NEXT: snez a2, a2
|
|
; RISCV32-NEXT: snez a3, a3
|
|
; RISCV32-NEXT: or a7, s1, t6
|
|
; RISCV32-NEXT: or a1, a1, a6
|
|
; RISCV32-NEXT: and a2, a3, a2
|
|
; RISCV32-NEXT: or a3, a7, t0
|
|
; RISCV32-NEXT: or a1, a1, a5
|
|
; RISCV32-NEXT: or a3, a3, s0
|
|
; RISCV32-NEXT: or a1, a1, t5
|
|
; RISCV32-NEXT: or a1, a2, a1
|
|
; RISCV32-NEXT: or a1, a1, a3
|
|
; RISCV32-NEXT: or a1, a1, t4
|
|
; RISCV32-NEXT: andi a1, a1, 1
|
|
; RISCV32-NEXT: sw a4, 0(a0)
|
|
; RISCV32-NEXT: sw t1, 4(a0)
|
|
; RISCV32-NEXT: sw t2, 8(a0)
|
|
; RISCV32-NEXT: sw t3, 12(a0)
|
|
; RISCV32-NEXT: sb a1, 16(a0)
|
|
; RISCV32-NEXT: lw s0, 28(sp) # 4-byte Folded Reload
|
|
; RISCV32-NEXT: lw s1, 24(sp) # 4-byte Folded Reload
|
|
; RISCV32-NEXT: lw s2, 20(sp) # 4-byte Folded Reload
|
|
; RISCV32-NEXT: lw s3, 16(sp) # 4-byte Folded Reload
|
|
; RISCV32-NEXT: lw s4, 12(sp) # 4-byte Folded Reload
|
|
; RISCV32-NEXT: lw s5, 8(sp) # 4-byte Folded Reload
|
|
; RISCV32-NEXT: addi sp, sp, 32
|
|
; RISCV32-NEXT: ret
|
|
start:
|
|
%0 = tail call { i128, i1 } @llvm.umul.with.overflow.i128(i128 %l, i128 %r) #2
|
|
%1 = extractvalue { i128, i1 } %0, 0
|
|
%2 = extractvalue { i128, i1 } %0, 1
|
|
%3 = zext i1 %2 to i8
|
|
%4 = insertvalue { i128, i8 } poison, i128 %1, 0
|
|
%5 = insertvalue { i128, i8 } %4, i8 %3, 1
|
|
ret { i128, i8 } %5
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone speculatable
|
|
|
|
attributes #0 = { nounwind readnone }
|
|
attributes #2 = { nounwind }
|