derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
266 lines
12 KiB
LLVM
266 lines
12 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -O3 -mtriple=thumbv8.1m.main-none-none-eabi --verify-machineinstrs -mattr=+mve.fp %s -o - | FileCheck %s
|
|
|
|
declare <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32>, <4 x i32>, <4 x i1>, <4 x i32>)
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @vpt_block(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) {
|
|
; CHECK-LABEL: vpt_block:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vpt.s32 ge, q0, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = icmp sge <4 x i32> %a, %c
|
|
%1 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %a)
|
|
ret <4 x i32> %1
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @vptt_block(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) {
|
|
; CHECK-LABEL: vptt_block:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov q3, q0
|
|
; CHECK-NEXT: vptt.s32 ge, q0, q2
|
|
; CHECK-NEXT: vorrt q3, q1, q2
|
|
; CHECK-NEXT: vorrt q0, q3, q2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = icmp sge <4 x i32> %a, %c
|
|
%1 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %a)
|
|
%2 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %1, <4 x i32> %c, <4 x i1> %0, <4 x i32> %a)
|
|
ret <4 x i32> %2
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @vpttt_block(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) {
|
|
; CHECK-LABEL: vpttt_block:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vpttt.s32 ge, q0, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = icmp sge <4 x i32> %a, %c
|
|
%1 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %a)
|
|
%2 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %1)
|
|
%3 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %2)
|
|
ret <4 x i32> %3
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @vptttt_block(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) {
|
|
; CHECK-LABEL: vptttt_block:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vptttt.s32 ge, q0, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = icmp sge <4 x i32> %a, %c
|
|
%1 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %a)
|
|
%2 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %1)
|
|
%3 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %2)
|
|
%4 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %3)
|
|
ret <4 x i32> %4
|
|
}
|
|
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @vpte_block(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) {
|
|
; CHECK-LABEL: vpte_block:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vpte.s32 ge, q0, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vmove q0, q2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = icmp sge <4 x i32> %a, %c
|
|
%1 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %a)
|
|
%2 = xor <4 x i1> %0, <i1 true, i1 true, i1 true, i1 true>
|
|
%3 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %2, <4 x i32> %1)
|
|
ret <4 x i32> %3
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @vptte_block(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) {
|
|
; CHECK-LABEL: vptte_block:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vptte.s32 ge, q0, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vorre q0, q1, q2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = icmp sge <4 x i32> %a, %c
|
|
%1 = xor <4 x i1> %0, <i1 true, i1 true, i1 true, i1 true>
|
|
%2 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %a)
|
|
%3 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %2)
|
|
%4 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %1, <4 x i32> %3)
|
|
ret <4 x i32> %4
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @vptee_block(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) {
|
|
; CHECK-LABEL: vptee_block:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vptee.s32 ge, q0, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vorre q0, q1, q2
|
|
; CHECK-NEXT: vorre q0, q1, q2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = icmp sge <4 x i32> %a, %c
|
|
%1 = xor <4 x i1> %0, <i1 true, i1 true, i1 true, i1 true>
|
|
%2 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %a)
|
|
%3 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %1, <4 x i32> %2)
|
|
%4 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %1, <4 x i32> %3)
|
|
ret <4 x i32> %4
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @vptet_block(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) {
|
|
; CHECK-LABEL: vptet_block:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vptet.s32 ge, q0, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vmove q0, q2
|
|
; CHECK-NEXT: vmovt q0, q2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = icmp sge <4 x i32> %a, %c
|
|
%1 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %a)
|
|
%2 = xor <4 x i1> %0, <i1 true, i1 true, i1 true, i1 true>
|
|
%3 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %2, <4 x i32> %1)
|
|
%4 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %0, <4 x i32> %3)
|
|
ret <4 x i32> %4
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @vpttet_block(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) {
|
|
; CHECK-LABEL: vpttet_block:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vpttet.s32 ge, q0, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vmovt q0, q2
|
|
; CHECK-NEXT: vmove q0, q2
|
|
; CHECK-NEXT: vmovt q0, q2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = icmp sge <4 x i32> %a, %c
|
|
%1 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %a)
|
|
%2 = xor <4 x i1> %0, <i1 true, i1 true, i1 true, i1 true>
|
|
%3 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %0, <4 x i32> %1)
|
|
%4 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %2, <4 x i32> %3)
|
|
%5 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %0, <4 x i32> %4)
|
|
ret <4 x i32> %5
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @vptett_block(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) {
|
|
; CHECK-LABEL: vptett_block:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vptett.s32 ge, q0, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vmove q0, q2
|
|
; CHECK-NEXT: vmovt q0, q2
|
|
; CHECK-NEXT: vmovt q0, q2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = icmp sge <4 x i32> %a, %c
|
|
%1 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %a)
|
|
%2 = xor <4 x i1> %0, <i1 true, i1 true, i1 true, i1 true>
|
|
%3 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %2, <4 x i32> %1)
|
|
%4 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %0, <4 x i32> %3)
|
|
%5 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %0, <4 x i32> %4)
|
|
ret <4 x i32> %5
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @vpteet_block(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) {
|
|
; CHECK-LABEL: vpteet_block:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vpteet.s32 ge, q0, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vmove q0, q2
|
|
; CHECK-NEXT: vmove q0, q2
|
|
; CHECK-NEXT: vmovt q0, q2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = icmp sge <4 x i32> %a, %c
|
|
%1 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %a)
|
|
%2 = xor <4 x i1> %0, <i1 true, i1 true, i1 true, i1 true>
|
|
%3 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %2, <4 x i32> %1)
|
|
%4 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %2, <4 x i32> %3)
|
|
%5 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %0, <4 x i32> %4)
|
|
ret <4 x i32> %5
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @vpteee_block(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) {
|
|
; CHECK-LABEL: vpteee_block:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vpteee.s32 ge, q0, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vmove q0, q2
|
|
; CHECK-NEXT: vmove q0, q2
|
|
; CHECK-NEXT: vmove q0, q2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = icmp sge <4 x i32> %a, %c
|
|
%1 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %a)
|
|
%2 = xor <4 x i1> %0, <i1 true, i1 true, i1 true, i1 true>
|
|
%3 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %2, <4 x i32> %1)
|
|
%4 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %2, <4 x i32> %3)
|
|
%5 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %2, <4 x i32> %4)
|
|
ret <4 x i32> %5
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @vptete_block(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) {
|
|
; CHECK-LABEL: vptete_block:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vptete.s32 ge, q0, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vmove q0, q2
|
|
; CHECK-NEXT: vmovt q0, q2
|
|
; CHECK-NEXT: vmove q0, q2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = icmp sge <4 x i32> %a, %c
|
|
%1 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %a)
|
|
%2 = xor <4 x i1> %0, <i1 true, i1 true, i1 true, i1 true>
|
|
%3 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %2, <4 x i32> %1)
|
|
%4 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %0, <4 x i32> %3)
|
|
%5 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %2, <4 x i32> %4)
|
|
ret <4 x i32> %5
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @vpttte_block(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) {
|
|
; CHECK-LABEL: vpttte_block:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vpttte.s32 ge, q0, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vmovt q0, q2
|
|
; CHECK-NEXT: vmovt q0, q2
|
|
; CHECK-NEXT: vmove q0, q2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = icmp sge <4 x i32> %a, %c
|
|
%1 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %a)
|
|
%2 = xor <4 x i1> %0, <i1 true, i1 true, i1 true, i1 true>
|
|
%3 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %0, <4 x i32> %1)
|
|
%4 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %0, <4 x i32> %3)
|
|
%5 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %2, <4 x i32> %4)
|
|
ret <4 x i32> %5
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @vpttee_block(<4 x i32> %a, <4 x i32> %b, <4 x i32> %c) {
|
|
; CHECK-LABEL: vpttee_block:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vpttee.s32 ge, q0, q2
|
|
; CHECK-NEXT: vorrt q0, q1, q2
|
|
; CHECK-NEXT: vmovt q0, q2
|
|
; CHECK-NEXT: vmove q0, q2
|
|
; CHECK-NEXT: vmove q0, q2
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = icmp sge <4 x i32> %a, %c
|
|
%1 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %b, <4 x i32> %c, <4 x i1> %0, <4 x i32> %a)
|
|
%2 = xor <4 x i1> %0, <i1 true, i1 true, i1 true, i1 true>
|
|
%3 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %0, <4 x i32> %1)
|
|
%4 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %2, <4 x i32> %3)
|
|
%5 = tail call <4 x i32> @llvm.arm.mve.orr.predicated.v4i32.v4i1(<4 x i32> %c, <4 x i32> %c, <4 x i1> %2, <4 x i32> %4)
|
|
ret <4 x i32> %5
|
|
}
|